參數(shù)資料
型號(hào): NAND256W4A2AZA6E
廠商: NUMONYX
元件分類: PROM
英文描述: 16M X 16 FLASH 3V PROM, 12000 ns, PBGA55
封裝: 8 X 10 MM, 1 MM HEIGHT, 0.80 MM PITCH, ROHS COMPLIANT, VFBGA-55
文件頁(yè)數(shù): 16/58頁(yè)
文件大?。?/td> 1406K
代理商: NAND256W4A2AZA6E
NAND128-A, NAND256-A
Device operations
23/58
Figure 9.
Pointer operations for programming
6.2
Read memory array
Each operation to read the memory area starts with a pointer operation as shown in the
Section 6.1: Pointer operations. Once the area (main or spare) has been selected using the
Read A, Read B or Read C commands three bus cycles are required to input the address of
the data to be read.
The device defaults to Read A mode after power-up or a reset operation.
When reading the following spare area addresses:
A0 to A3 (x8 devices)
A0 to A2 (x16 devices)
set the start address of the spare area, while the following addresses are ignored:
A4 to A7 (x8 devices)
A3 to A7 (x16 devices)
Once the Read A or Read C commands have been issued they do not need to be reissued
for subsequent read operations as the pointer remains in the respective area. However, the
Read B command is effective for only one operation; once an operation has been executed
in Area B the pointer returns automatically to Area A. Another Read B command is required
to start another read operation in Area B.
Once a read command is issued two types of operations are available: random read and
page read.
Random read
Each time the command is issued the first read is random read.
Page read
After the random read access the page data is transferred to the page buffer in a time
of tWHBH (refer to Table 20: AC characteristics for operations for the value). Once the
transfer is complete the Ready/Busy signal goes High. The data can then be read out
sequentially (from the selected column address to the last column address) by pulsing
the Read Enable signal.
Sequential row read
After the data in last column of the page is output, if the Read Enable signal is pulsed
ai07591
I/O
Address
Inputs
Data Input
10h
80h
Areas A, B, C can be programmed depending on how much data is input. Subsequent 00h commands can be omitted.
AREA A
00h
Address
Inputs
Data Input
10h
80h
00h
I/O
Address
Inputs
Data Input
10h
80h
Areas B, C can be programmed depending on how much data is input. The 01h command must be re-issued before each program.
AREA B
01h
Address
Inputs
Data Input
10h
80h
01h
I/O
Address
Inputs
Data Input
10h
80h
Only Areas C can be programmed. Subsequent 50h commands can be omitted.
AREA C
50h
Address
Inputs
Data Input
10h
80h
50h
相關(guān)PDF資料
PDF描述
NCP303LSN41T1 1-CHANNEL POWER SUPPLY SUPPORT CKT, PDSO5
NCS6416DWG 8-CHANNEL, VIDEO MULTIPLEXER, PDSO20
NCS6S4803L5C 1-OUTPUT 5 W DC-DC REG PWR SUPPLY MODULE
NCT050C-20.0000 CRYSTAL OSCILLATOR, CLOCK, 20 MHz, TTL OUTPUT
NCT250A-FREQ-OUT3 CRYSTAL OSCILLATOR, CLOCK, 4 MHz - 20 MHz, TTL OUTPUT
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
NAND32GAH0HZA5E 制造商:Micron Technology Inc 功能描述:NAND EMMC - Trays
NAND32GAH0HZA5F 制造商:Micron Technology Inc 功能描述:NAND EMMC - Tape and Reel
NAND32GAH0PZA5E 制造商:Micron Technology Inc 功能描述:EMMC 4.3 4GB 12X16 41NM - Trays
NAND32GAH0PZA5F 制造商:Micron Technology Inc 功能描述:NAND EMMC - Tape and Reel
NAND32GAHAKZO6E 制造商:Micron Technology Inc 功能描述:AUTOMOTIVE - Trays