- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄189003 > NAND128W3A2BV6E (STMICROELECTRONICS) 16M X 8 FLASH 3V PROM, 12000 ns, PDSO48 PDF資料下載
參數(shù)資料
| 型號： | NAND128W3A2BV6E |
| 廠商： | STMICROELECTRONICS |
| 元件分類： | PROM |
| 英文描述： | 16M X 8 FLASH 3V PROM, 12000 ns, PDSO48 |
| 封裝： | 12 X 17 MM, 0.65 MM HEIGHT, ROHS COMPLIANT, PLASTIC, USOP-48 |
| 文件頁數(shù)： | 20/56頁 |
| 文件大小： | 951K |
| 代理商： | NAND128W3A2BV6E |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁當前第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁
27/56
NAND128-A, NAND256-A, NAND512-A, NAND01G-A
Read Status Register
The device contains a Status Register which pro-
vides information on the current or previous Pro-
gram or Erase operation. The various bits in the
Status Register convey information and errors on
the operation.
The Status Register is read by issuing the Read
Status Register command. The Status Register in-
formation is present on the output data bus (I/O0-
I/O7) on the falling edge of Chip Enable or Read
Enable, whichever occurs last. When several
memories are connected in a system, the use of
Chip Enable and Read Enable signals allows the
system to poll each device separately, even when
the Ready/Busy pins are common-wired. It is not
necessary to toggle the Chip Enable or Read En-
able signals to update the contents of the Status
Register.
After the Read Status Register command has
been issued, the device remains in Read Status
Register mode until another command is issued.
Therefore if a Read Status Register command is
issued during a Random Read cycle a new read
command must be issued to continue with a Page
Read.
The Status Register bits are summarized in Table
11., Status Register Bits. Refer to Table 11. in
conjunction with the following text descriptions.
Write Protection Bit (SR7). The Write Protection
bit can be used to identify if the device is protected
or not. If the Write Protection bit is set to ‘1’ the de-
vice is not protected and program or erase opera-
tions are allowed. If the Write Protection bit is set
to ‘0’ the device is protected and program or erase
operations are not allowed.
P/E/R Controller Bit (SR6). The Program/Erase/
Read Controller bit indicates whether the P/E/R
Controller is active or inactive. When the P/E/R
Controller bit is set to ‘0’, the P/E/R Controller is
active (device is busy); when the bit is set to ‘1’, the
P/E/R Controller is inactive (device is ready).
Error Bit (SR0). The Error bit is used to identify if
any errors have been detected by the P/E/R Con-
troller. The Error Bit is set to ’1’ when a program or
erase operation has failed to write the correct data
to the memory. If the Error Bit is set to ‘0’ the oper-
ation has completed successfully.
SR5, SR4, SR3, SR2 and SR1 are Reserved.
相關PDF資料 |
PDF描述 |
|---|---|
| NAND512R3A2CV6E | 64M X 8 FLASH 1.8V PROM, 15000 ns, PDSO48 |
| NAND128W4A2CZA6E | 8M X 16 FLASH 3V PROM, 35 ns, PBGA55 |
| NAND128R4A2BZA6E | 8M X 16 FLASH 1.8V PROM, 35 ns, PBGA55 |
| NAND256R4A0DN6T | 16M X 16 FLASH 1.8V PROM, 15000 ns, PDSO48 |
| NAND256R4A2DZA1F | 16M X 16 FLASH 1.8V PROM, 15000 ns, PBGA63 |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| NAND128W3A2BWFD | 制造商:Micron Technology Inc 功能描述:NAND - Gel-pak, waffle pack, wafer, diced wafer on film |
| NAND128W3AABN6E | 制造商:Micron Technology Inc 功能描述:NAND - Trays |
| NAND128W3AABN6F | 制造商:Micron Technology Inc 功能描述:NAND - Tape and Reel |
| NAND128W4A0AN6E | 制造商:Micron Technology Inc 功能描述:FLASH PARALLEL 3V/3.3V 128MBIT 8MX16 12US 48TSOP - Trays |
| NAND16GAH0HZA5E | 制造商:Micron Technology Inc 功能描述:NAND EMMC - Trays |
發(fā)布緊急采購，3分鐘左右您將得到回復。