- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄189003 > NAND128W3A2BV6E (STMICROELECTRONICS) 16M X 8 FLASH 3V PROM, 12000 ns, PDSO48 PDF資料下載
參數(shù)資料
| 型號(hào)： | NAND128W3A2BV6E |
| 廠商： | STMICROELECTRONICS |
| 元件分類： | PROM |
| 英文描述： | 16M X 8 FLASH 3V PROM, 12000 ns, PDSO48 |
| 封裝： | 12 X 17 MM, 0.65 MM HEIGHT, ROHS COMPLIANT, PLASTIC, USOP-48 |
| 文件頁數(shù)： | 19/56頁 |
| 文件大小： | 951K |
| 代理商： | NAND128W3A2BV6E |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁當(dāng)前第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁
NAND128-A, NAND256-A, NAND512-A, NAND01G-A
26/56
Block Erase
Erase operations are done one block at a time. An
erase operation sets all of the bits in the ad-
dressed block to ‘1’. All previous data in the block
is lost.
An erase operation consists of three steps (refer to
1.
One bus cycle is required to setup the Block
Erase command.
2.
Only three bus cycles for 512Mb and 1Gb
devices, or two for 128Mb and 256Mb devices
are required to input the block address. The
first cycle (A0 to A7) is not required as only
addresses A14 to A26 (highest address
depends on device density) are valid, A9 to
A13 are ignored. In the last address cycle I/O2
to I/O7 must be set to VIL.
3.
One bus cycle is required to issue the confirm
command to start the P/E/R Controller.
Once the erase operation has completed the Sta-
tus Register can be checked for errors.
Figure 17. Block Erase Operation
Reset
The Reset command is used to reset the Com-
mand Interface and Status Register. If the Reset
command is issued during any operation, the op-
eration will be aborted. If it was a program or erase
operation that was aborted, the contents of the
memory locations being modified will no longer be
valid as the data will be partially programmed or
erased.
If the device has already been reset then the new
Reset command will not be accepted.
The Ready/Busy signal goes Low for tBLBH4 after
the Reset command is issued. The value of tBLBH4
depends on the operation that the device was per-
forming when the command was issued, refer to
Table 21. for the values.
I/O
RB
Block Address
Inputs
SR0
ai07593
D0h
70h
60h
Block Erase
Setup Code
Confirm
Code
Read Status Register
Busy
tBLBH3
(Erase Busy time)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| NAND512R3A2CV6E | 64M X 8 FLASH 1.8V PROM, 15000 ns, PDSO48 |
| NAND128W4A2CZA6E | 8M X 16 FLASH 3V PROM, 35 ns, PBGA55 |
| NAND128R4A2BZA6E | 8M X 16 FLASH 1.8V PROM, 35 ns, PBGA55 |
| NAND256R4A0DN6T | 16M X 16 FLASH 1.8V PROM, 15000 ns, PDSO48 |
| NAND256R4A2DZA1F | 16M X 16 FLASH 1.8V PROM, 15000 ns, PBGA63 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| NAND128W3A2BWFD | 制造商:Micron Technology Inc 功能描述:NAND - Gel-pak, waffle pack, wafer, diced wafer on film |
| NAND128W3AABN6E | 制造商:Micron Technology Inc 功能描述:NAND - Trays |
| NAND128W3AABN6F | 制造商:Micron Technology Inc 功能描述:NAND - Tape and Reel |
| NAND128W4A0AN6E | 制造商:Micron Technology Inc 功能描述:FLASH PARALLEL 3V/3.3V 128MBIT 8MX16 12US 48TSOP - Trays |
| NAND16GAH0HZA5E | 制造商:Micron Technology Inc 功能描述:NAND EMMC - Trays |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。