
39
128Mb: x32 SDRAM
128MbSDRAMx32_D.p65 – Rev. D; Pub. 6/02
Micron Technology, Inc., reserves the right to change products or specifications without notice.
2002, Micron Technology, Inc.
128Mb: x32
SDRAM
SELF REFRESH MODE
T2
(
)
(
)
*CAS latency indicated in parentheses.
-6
-7
SYMBOL*
t
CKH
t
CKS
t
CMH
t
CMS
t
RAS
t
RP
t
XSR
MIN
1
1.5
1
1.5
42
18
70
MAX
MIN
1
2
1
2
42
20
70
MAX
UNITS
ns
ns
ns
ns
ns
ns
ns
120K
120K
TIMING PARAMETERS
-6
-7
SYMBOL*
t
AH
t
AS
t
CH
t
CL
t
CK (3)
t
CK (2)
t
CK (1)
MIN
1
1.5
2.5
2.5
6
10
20
MAX
MIN
1
2
2.75
2.75
7
10
20
MAX
UNITS
ns
ns
ns
ns
ns
ns
ns
tCH
tCL
tCK
tRP
CKE
CLK
DQ
Enter self refresh mode
Precharge all
active banks
tXSR
CLK stable prior to exiting
self refresh mode
Exit self refresh mode
(Restart refresh time base)
(
)
(
)
(
)
(
)
(
)
(
)
DON’T CARE
UNDEFINED
COMMAND
tCMH
tCMS
AUTO
REFRESH
PRECHARGE
NOP
NOP
BANK(S)
High-Z
tCKS
AH
AS
AUTO
REFRESH
> tRAS
tCKH
tCKS
t
t
tCKS
ALL BANKS
SINGLE BANK
A10
T0
T1
Tn + 1
To + 1
To + 2
BA0, BA1
DQM 0-3
A0-A9, A11
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
(
)
(
(
)
(
)
(
)
(
(
)
(
)
)
(
)
(
)
)
)
(
)
(
)