參數(shù)資料
型號: MT48LC4M32B2
廠商: Micron Technology, Inc.
英文描述: SYNCHRONOUS DRAM
中文描述: 同步DRAM
文件頁數(shù): 28/52頁
文件大小: 1281K
代理商: MT48LC4M32B2
28
128Mb: x32 SDRAM
128MbSDRAMx32_D.p65 – Rev. D; Pub. 6/02
Micron Technology, Inc., reserves the right to change products or specifications without notice.
2002, Micron Technology, Inc.
128Mb: x32
SDRAM
NOTE (continued):
Write w/Auto
Precharge Enabled:
Starts with registration of a WRITE command with auto precharge enabled and
ends when
t
RP has been met. Once
t
RP is met, the bank will be in the idle state.
5. The following states must not be interrupted by any executable command; COMMAND INHIBIT or NOP
commands must be applied on each positive clock edge during these states.
Refreshing: Starts with registration of an AUTO REFRESH command and ends when
t
RC is met.
Once
t
RC is met, the SDRAM will be in the all banks idle state.
Accessing Mode
Register:
Starts with registration of a LOAD MODE REGISTER command and ends when
t
MRD has been met. Once
t
MRD is met, the SDRAM will be in the all banks idle
state.
Precharging All:
Starts with registration of a PRECHARGE ALL command and ends when
t
RP is met.
Once
t
RP is met, all banks will be in the idle state.
6. All states and sequences not shown are illegal or reserved.
7. Not bank-specific; requires that all banks are idle.
8. May or may not be bank-specific; if all banks are to be precharged, all must be in a valid state for
precharging.
9. Not bank-specific; BURST TERMINATE affects the most recent READ or WRITE burst, regardless of bank.
10. READs or WRITEs listed in the Command (Action) column include READs or WRITEs with auto
precharge enabled and READs or WRITEs with auto precharge disabled.
11. Does not affect the state of the bank and acts as a NOP to that bank.
相關PDF資料
PDF描述
MT48LC4M32LFFC SYNCHRONOUS DRAM
MT48LC64M8A2 SYNCHRONOUS DRAM
MT48LC32M16A2 SYNCHRONOUS DRAM
MT48LC8M16A2FB-75LIT SYNCHRONOUS DRAM
MT48LC8M16A2FB-7E SYNCHRONOUS DRAM
相關代理商/技術參數(shù)
參數(shù)描述
MT48LC4M32B27 制造商:MT 功能描述:NEW