- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385639 > MT28C3224P20 (Micron Technology, Inc.) FLASH AND SRAM COMBO MEMORY PDF資料下載
參數(shù)資料
| 型號： | MT28C3224P20 |
| 廠商： | Micron Technology, Inc. |
| 元件分類： | DRAM |
| 英文描述： | FLASH AND SRAM COMBO MEMORY |
| 中文描述： | 閃存和SRAM式內(nèi)存 |
| 文件頁數(shù)： | 7/42頁 |
| 文件大?。?/td> | 498K |
| 代理商： | MT28C3224P20 |
第1頁第2頁第3頁第4頁第5頁第6頁當(dāng)前第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁
7
2 Meg x 16 Page Flash 256K x 16 SRAM Combo Memory
MT28C3224P20_3.p65 – Rev. 3, Pub. 7/02
Micron Technology, Inc., reserves the right to change products or specifications without notice.
2002, Micron Technology, Inc.
2 MEG x 16 PAGE FLASH
256K x 16 SRAM COMBO MEMORY
ADVANCE
NOTE:
1. Two devices may not drive the memory bus at the same time.
2. Allowable Flash read modes include read array, read query, read configuration, and read status.
3. Outputs are dependent on a separate device controlling bus outputs.
4. Modes of the Flash and SRAM can be interleaved so that while one is disabled, the other controls outputs.
5. SRAM is enabled and/or disabled with the logical function: S_CE1# or S_CE2.
6. Simultaneous operations can exist, as long as the operations are interleaved such that only one device attempts to
control the bus outputs at a time.
7. Data output on lower byte only; upper byte High-Z.
8. Data output on upper byte only; lower byte High-Z.
9. Data input on lower byte only.
10. Data input on upper byte only.
TRUTH TABLE – FLASH
FLASH SIGNALS
F_CE#
SRAM SIGNALS
MEMORY OUPUT
MEMORY
BUS CONTROL
Flash
Flash
Other
Other
Other
MODES
F_RP#
F_OE# F_WE# S_CE1# S_CE2 S_OE# S_WE# S_UB# S_LB#
DQ0–DQ15
NOTES
Read
Write
Standby
Output Disable
Reset
H
H
H
H
L
L
L
H
L
X
L
H
X
H
X
H
L
X
H
X
SRAM must be High-Z
D
OUT
D
IN
High-Z
High-Z
High-Z
1, 2, 3
1
4
4, 5
4, 6
SRAM any mode allowable
TRUTH TABLE – SRAM
FLASH SIGNALS
F_CE#
SRAM SIGNALS
MEMORY OUPUT
MEMORY
BUS CONTROL
MODES
F_RP#
F_OE# F_WE# S_CE1# S_CE2 S_OE# S_WE# S_UB# S_LB#
DQ0–DQ15
NOTES
Read
DQ0–DQ15
DQ0–DQ7
DQ8–DQ15
Write
DQ0–DQ15
DQ0–DQ7
DQ8–DQ15
Standby
L
L
L
H
H
H
L
L
L
H
H
H
L
H
L
L
L
H
SRAM
SRAM
SRAM
D
OUT
D
OUT
LB
D
OUT
UB
1, 3
7
8
Flash must be High-Z
L
L
L
H
X
L
H
H
H
X
L
H
H
H
H
X
X
X
L
L
L
X
X
X
L
H
L
X
X
X
L
L
H
X
X
X
SRAM
SRAM
SRAM
Other
Other
Other
D
IN
D
IN
LB
D
IN
UB
High-Z
High-Z
High-Z
1, 3
9
10
4
4
4
Flash any mode allowable
Output Disable
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MT28F200B3 | FLASH MEMORY |
| MT28F200B5 | FLASH MEMORY |
| MT28F320A18 | FLASH MEMORY |
| MT2D18 | 1 Meg x 8 DRAM Module(5V，1M x 8 動態(tài)RAM模塊) |
| MT46V16M4 | 4 Meg x 4 x 4 banks DDR SDRAM(4 M x 4 x 4組，雙數(shù)據(jù)速率同步動態(tài)RAM) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MT28C3224P20FL-80 BET | 制造商:Micron Technology Inc 功能描述: |
| MT28C3224P20FL-80 BET TR | 制造商:Micron Technology Inc 功能描述: |
| MT28C6428P18 | 制造商:MICRON 制造商全稱:Micron Technology 功能描述:FLASH AND SRAM COMBO MEMORY |
| MT28C6428P18FM-85 BET | 制造商:Micron Technology Inc 功能描述: |
| MT28C6428P18FM-85 BET TR | 制造商:Micron Technology Inc 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。