- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385639 > MT28C3224P20 (Micron Technology, Inc.) FLASH AND SRAM COMBO MEMORY PDF資料下載
參數(shù)資料
| 型號： | MT28C3224P20 |
| 廠商： | Micron Technology, Inc. |
| 元件分類： | DRAM |
| 英文描述： | FLASH AND SRAM COMBO MEMORY |
| 中文描述： | 閃存和SRAM式內(nèi)存 |
| 文件頁數(shù)： | 36/42頁 |
| 文件大小： | 498K |
| 代理商： | MT28C3224P20 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁當(dāng)前第36頁第37頁第38頁第39頁第40頁第41頁第42頁
S
36
2 Meg x 16 Page Flash 256K x 16 SRAM Combo Memory
MT28C3224P20_3.p65 – Rev. 3, Pub. 7/02
Micron Technology, Inc., reserves the right to change products or specifications without notice.
2002, Micron Technology, Inc.
2 MEG x 16 PAGE FLASH
256K x 16 SRAM COMBO MEMORY
ADVANCE
SRAM OPERATING MODES
SRAM READ ARRAY
The operational state of the SRAM is determined by
S_CE1#, S_CE2, S_WE#, S_OE#, S_UB#, and S_LB#, as
indicated in the Truth Table. To perform an SRAM
READ operation, S_CE1#, and S_OE#, must be at V
IL
,
and S_CE2 and S_WE# must be at V
IH
. When in this
state, S_UB# and S_LB# control whether the lower byte
is read (S_UB# V
IH
, S_LB# V
IL
), the upper byte is read
(S_UB# V
IL
, S_LB# V
IH
), both upper and lower bytes are
read (S_UB# V
IL
, S_LB# V
IL
), or neither are read (S_UB#
V
IH
, S_LB# V
IH
) and the device is in a standby state.
While performing an SRAM READ operation, cur-
rent consumption may be reduced by reading within a
16-word page. This is done by holding S_CE1# and
SRAM FUNCTIONAL BLOCK DIAGRAM
DQ0–DQ7
WORD
ADDRESS
DECODE
LOGIC
PAGE
ADDRESS
DECODE
LOGIC
CONTROL
LOGIC
16K-PAGE
x16 WORD
x16 BIT
RAM ARRAY
WORD
MUX
DQ8–DQ15
INPUT/
OUTPUT
MUX
AND
BUFFERS
S_CE1#
S_CE2
S_WE#
A4–A17
A0–A3
S_OE#
S_UB#
S_LB#
S_OE# at V
IL
, S_WE# and S_CE2 at V
IH
, and toggling
addresses A0–A3. S_UB# and S_LB# control the data
width as described above.
SRAM WRITE ARRAY
In order to perform an SRAM WRITE operation,
S_CE1# and S_WE# must be at V
IL
, and S_CE2 and
S_OE# must be at V
IH
. When in this state, S_UB# and
S_LB# control whether the lower byte is written (S_UB#
V
IH
, S_LB# V
IL
), the upper byte is written (S_UB# V
IL
,
S_LB# V
IH
), both upper and lower bytes are written
(S_UB# V
IL
, S_LB# V
IL
), or neither are written (S_UB#
V
IH
, S_LB# V
IH
) and the device is in a standby state.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MT28F200B3 | FLASH MEMORY |
| MT28F200B5 | FLASH MEMORY |
| MT28F320A18 | FLASH MEMORY |
| MT2D18 | 1 Meg x 8 DRAM Module(5V，1M x 8 動態(tài)RAM模塊) |
| MT46V16M4 | 4 Meg x 4 x 4 banks DDR SDRAM(4 M x 4 x 4組，雙數(shù)據(jù)速率同步動態(tài)RAM) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MT28C3224P20FL-80 BET | 制造商:Micron Technology Inc 功能描述: |
| MT28C3224P20FL-80 BET TR | 制造商:Micron Technology Inc 功能描述: |
| MT28C6428P18 | 制造商:MICRON 制造商全稱:Micron Technology 功能描述:FLASH AND SRAM COMBO MEMORY |
| MT28C6428P18FM-85 BET | 制造商:Micron Technology Inc 功能描述: |
| MT28C6428P18FM-85 BET TR | 制造商:Micron Technology Inc 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。