參數(shù)資料
    型號(hào): MSC8144
    廠商: 飛思卡爾半導(dǎo)體(中國)有限公司
    元件分類: 數(shù)字信號(hào)處理
    英文描述: Quad Core Digital Signal Processor
    中文描述: 四核心數(shù)字信號(hào)處理器
    文件頁數(shù): 2/80頁
    文件大?。?/td> 1146K
    代理商: MSC8144
    MSC8144 Quad Core Digital Signal Processor Data Sheet, Rev. 1
    Freescale Semiconductor
    2
    Table of Contents
    1
    Pin Assignments and Reset States . . . . . . . . . . . . . . . . . . . . .4
    1.1
    FC-PBGA Ball Layout Diagrams. . . . . . . . . . . . . . . . . . .4
    1.2
    Signal List By Ball Location. . . . . . . . . . . . . . . . . . . . . . .6
    Electrical Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . .25
    2.1
    Maximum Ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . . .25
    2.2
    Recommended Operating Conditions. . . . . . . . . . . . . .27
    2.3
    Default Output Driver Characteristics . . . . . . . . . . . . . .27
    2.4
    Thermal Characteristics . . . . . . . . . . . . . . . . . . . . . . . .28
    2.5
    Power Characteristics. . . . . . . . . . . . . . . . . . . . . . . . . .28
    2.6
    DC Electrical Characteristics . . . . . . . . . . . . . . . . . . . .29
    2.7
    AC Timings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .35
    Hardware Design Considerations. . . . . . . . . . . . . . . . . . . . . .65
    3.1
    Start-up Sequencing Recommendations . . . . . . . . . . .65
    3.2
    Power Supply Design Considerations. . . . . . . . . . . . . .66
    3.3
    Connectivity Guidelines . . . . . . . . . . . . . . . . . . . . . . . .66
    3.4
    External DDR SDRAM Selection . . . . . . . . . . . . . . . . .75
    3.5
    Thermal Considerations . . . . . . . . . . . . . . . . . . . . . . . .76
    Ordering Information. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .76
    Package Information. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .77
    Product Documentation . . . . . . . . . . . . . . . . . . . . . . . . . . . . .77
    Revision History . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .78
    2
    3
    4
    5
    6
    7
    List of Figures
    Figure 1. MSC8144 Block Diagram . . . . . . . . . . . . . . . . . . . . . . . . 3
    Figure 2. StarCore SC3400 DSP Core Subsystem Block Diagram 3
    Figure 3. MSC8144 FC-PBGA Package, Top View . . . . . . . . . . . . 4
    Figure 4. MSC8144 FC-PBGA Package, Bottom View . . . . . . . . . 5
    Figure 5. SerDes Reference Clocks Input Stage . . . . . . . . . . . . . 31
    Figure 6. Overshoot/Undershoot Voltage for V
    IH
    and V
    IL
    . . . . . . . 35
    Figure 7. Start-Up Sequence with V
    DD
    Raised Before V
    DDIO
    with
    CLKIN Started with V
    DDIO
    . . . . . . . . . . . . . . . . . . . . . . . 36
    Figure 8. Timing for a Reset Configuration Write. . . . . . . . . . . . . 39
    Figure 9. Timing for t
    DDKHMH
    . . . . . . . . . . . . . . . . . . . . . . . . . . . . 41
    Figure 10.DDR SDRAM Output Timing. . . . . . . . . . . . . . . . . . . . . 41
    Figure 11.DDR AC Test Load . . . . . . . . . . . . . . . . . . . . . . . . . . . . 42
    Figure 12.Differential V
    PP
    of Transmitter or Receiver. . . . . . . . . . 43
    Figure 13.Transmitter Output Compliance Mask. . . . . . . . . . . . . . 46
    Figure 14.Single Frequency Sinusoidal Jitter Limits . . . . . . . . . . . 48
    Figure 15.Receiver Input Compliance Mask . . . . . . . . . . . . . . . . . 49
    Figure 16.PCI AC Test Load . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 51
    Figure 17.PCI Input AC Timing Measurement Conditions. . . . . . . 51
    Figure 18.PCI Output AC Timing Measurement Condition . . . . . . 51
    Figure 19.TDM Inputs Signals. . . . . . . . . . . . . . . . . . . . . . . . . . . . 52
    Figure 21.TDM Output Signals . . . . . . . . . . . . . . . . . . . . . . . . . . . 53
    Figure 22.UART Input Timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . 53
    Figure 23.UART Output Timing . . . . . . . . . . . . . . . . . . . . . . . . . . . 53
    Figure 24.Timer Timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 54
    Figure 25.MII Management Interface Timing. . . . . . . . . . . . . . . . . 55
    Figure 26.MII Transmit AC Timing. . . . . . . . . . . . . . . . . . . . . . . . . 55
    Figure 27.AC Test Load. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 56
    Figure 28.MII Receive AC Timing . . . . . . . . . . . . . . . . . . . . . . . . . 56
    Figure 29.RMII Transmit and Receive AC Timing . . . . . . . . . . . . . 57
    Figure 30.AC Test Load. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 57
    Figure 31.SMII Mode Signal Timing. . . . . . . . . . . . . . . . . . . . . . . . 58
    Figure 32.RGMII AC Timing and Multiplexing s. . . . . . . . . . . . . . . 59
    Figure 33.UTOPIA AC Test Load. . . . . . . . . . . . . . . . . . . . . . . . . . 60
    Figure 34.UTOPIA AC Timing (External Clock). . . . . . . . . . . . . . . 60
    Figure 35.UTOPIA AC Timing (Internal Clock) . . . . . . . . . . . . . . . 60
    Figure 36.SPI AC Test Load . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 61
    Figure 37.SPI AC Timing in Slave Mode (External Clock). . . . . . . 61
    Figure 38.SPI AC Timing in Master Mode (Internal Clock) . . . . . . 62
    Figure 39.GPIO Timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 62
    Figure 40.EE Pin Timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 63
    Figure 41.Test Clock Input Timing . . . . . . . . . . . . . . . . . . . . . . . . . 63
    Figure 42.Boundary Scan (JTAG) Timing . . . . . . . . . . . . . . . . . . . 64
    Figure 43.Test Access Port Timing . . . . . . . . . . . . . . . . . . . . . . . . 64
    Figure 44.TRST Timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 64
    Figure 45.V
    DDM3
    , V
    DDM3IO
    and V
    25M3
    Power-on Sequence . . . . . 65
    Figure 47.MSC8144 Mechanical Information, 783-ball FC-PBGA
    Package. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 77
    相關(guān)PDF資料
    PDF描述
    MSC82005 RF & MICROWAVE TRANSISTORS GENERAL PURPOSE AMPLIFIER APPLICATIONS
    MSC82010 RF & MICROWAVE TRANSISTORS GENERAL PURPOSE AMPLIFIER APPLICATIONS
    MSC82040 RF & MICROWAVE TRANSISTORS GENERAL PURPOSE LINEAR APPLICATIONS
    MSC82100 RF & MICROWAVE TRANSISTORS GENERAL PURPOSE LINEAR APPLICATIONS
    MSC82302 RF & MICROWAVE TRANSISTORS GENERAL PURPOSE AMPLIFIER APPLICATIONS
    相關(guān)代理商/技術(shù)參數(shù)
    參數(shù)描述
    MSC8144ADS 功能描述:ADS FOR MSC8144 DEVICE RoHS:是 類別:編程器,開發(fā)系統(tǒng) >> 通用嵌入式開發(fā)板和套件(MCU、DSP、FPGA、CPLD等) 系列:- 產(chǎn)品培訓(xùn)模塊:Blackfin® Processor Core Architecture Overview Blackfin® Device Drivers Blackfin® Optimizations for Performance and Power Consumption Blackfin® System Services 特色產(chǎn)品:Blackfin? BF50x Series Processors 標(biāo)準(zhǔn)包裝:1 系列:Blackfin® 類型:DSP 適用于相關(guān)產(chǎn)品:ADSP-BF548 所含物品:板,軟件,4x4 鍵盤,光學(xué)撥輪,QVGA 觸摸屏 LCD 和 40G 硬盤 配用:ADZS-BFBLUET-EZEXT-ND - EZ-EXTENDER DAUGHTERBOARDADZS-BFLLCD-EZEXT-ND - BOARD EXT LANDSCAP LCD INTERFACE 相關(guān)產(chǎn)品:ADSP-BF542BBCZ-4A-ND - IC DSP 16BIT 400MHZ 400CSBGAADSP-BF544MBBCZ-5M-ND - IC DSP 16BIT 533MHZ MDDR 400CBGAADSP-BF542MBBCZ-5M-ND - IC DSP 16BIT 533MHZ MDDR 400CBGAADSP-BF542KBCZ-6A-ND - IC DSP 16BIT 600MHZ 400CSBGAADSP-BF547MBBCZ-5M-ND - IC DSP 16BIT 533MHZ MDDR 400CBGAADSP-BF548BBCZ-5A-ND - IC DSP 16BIT 533MHZ 400CSBGAADSP-BF547BBCZ-5A-ND - IC DSP 16BIT 533MHZ 400CSBGAADSP-BF544BBCZ-5A-ND - IC DSP 16BIT 533MHZ 400CSBGAADSP-BF542BBCZ-5A-ND - IC DSP 16BIT 533MHZ 400CSBGA
    MSC8144AMC-SA 制造商:Freescale Semiconductor 功能描述:BOARD AMC SGL WIDTH MSC8144 DSP
    MSC8144E 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Quad Core Digital Signal Processor
    MSC8144EC 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Quad Core Digital Signal Processor
    MSC8144ESVT1000B 制造商:Freescale Semiconductor 功能描述:DSP 32-BIT 1GHZ 1000MIPS 783-PIN FCBGA BOX - Trays 制造商:Freescale Semiconductor 功能描述:ENCRYPTION PACSUN R2.1 783FCPBGA