
Reset
MPC561/MPC563 Reference Manual, Rev. 1.2
Freescale Semiconductor
7-11
7.5.2
Hard Reset Configuration Word (RCW)
Following is the hard reset configuration word that is sampled from the internal data bus,
data_sgpiod(0:31) on the negation of HRESET. If the external reset config word is selected (RSTCONF =
0), the internal data bus will reflect the state of external data bus. If the internal reset config word is selected
and neither of the Flash reset config words are enabled (UC3FCFIG[HC] = 1), the internal data bus is
internally driven with all zeros. The reset configuration word is not a register in the memory map. Most of
the bits in the configuration are located in registers in the SIU. Refer to
Table 7-5 for a detailed description
of each control bit.
MSB
0
1
2
3
4
5
6
7
8
9
10
12
13
14
Field EARB
IP BDRV BDIS
BPS[0:1]
—
DBGC[0:1]
—
ATWC EBDF[0:1]
—
HRESET
0000_0000_0000_0000
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
LSB
31
Field PRPM
SC
ETRE FLEN
EN_
COMP1
1 Available only on the MPC562/MPC564, software should write "0" to this bit for MPC561/MPC563.
EXC_
—
OERC
—
ISB
DME
HRESET
0000_0000_0000_0000
Figure 7-7. Reset Configuration Word (RCW)
Table 7-5. RCW Bit Descriptions
Bits
Name
Description
0
EARB
Bus arbitration. The default value is that internal arbitration hardware is used.
0 Internal arbitration is performed
1 External arbitration is assumed
1
IP
Initial Interrupt Prefix — This bit defines the initial value of MSR[IP] immediately after reset.
MSR[IP] defines the Interrupt Table location. If IP is zero then the initial value of MSR[IP] is zero,
If the IP is one, then the initial value of MSR[IP] is one. Default value is zero. See
Table 3-11 for
more information.
0 MSR[IP] = 0 after reset
1 MSR[IP] = 1 after reset
2
BDRV
Bus Pins Drive Strength — This bit determines the bus pins (address, data and control) driving
capability to be either full or reduced drive. The bus default drive strength is full; Upon default, it
also effects the CLKOUT drive strength to be full. See
Table 6-7 for more information. BDRV
controls the default state of COM1 in the SIUMCR.
0 Full drive
1 Reduced drive
3
BDIS
Boot Disable — If the BDIS bit is set, then memory controller is not activated after reset. If it is
cleared then the memory controller bank 0 is active immediately after reset such that it matches
any addresses. If a write to the OR0 register occurs after reset this bit definition is ignored. The
default value is that the memory controller is enabled to control the boot with the CS0 pin. See
0 Memory controller bank 0 is active and matches all addresses immediately after reset
1 Memory controller is not activated after reset.