MPC561/MPC563 Reference Manual, Rev. 1.2
RegIndex-4
Freescale Semiconductor
SCCxR1 (QSMCM SCI control register 1)
SCDR (QSMCM SCI data register)
SCxSR (QSMCM SCIx status register)
SPCR0 (QSPI control register 0)
SPCR1 (QSPI control register 1)
SPCR2 (QSPI control register 2)
SPCR3 (QSPI control register)
SPRG0-SPRG3 (general special-purpose registers
0-3)
SPSR (QSPI status register)
SRR0 (machine status save/restore register 0)
TBREF1 (time base reference register 1)
TICR (TPU3 interrupt configuration register)
TPUMCR (TPU3 module configuration register)
TPUMCR2 (TPU3 module configuration register 2)
TPUMCR3 (TPU3 module configuration register 3)
UC3FCFIG (hard reset configuration word)
UC3FCTL (UC3F EEPROM high voltage control reg-
ister
UIPEND (UIMB pending interrupt reqiuest register)
UMCR (UIMB module configuration register)
XER (integer exception register)
Registers
Associated registers
BAR (breakpoint address register)
BBCMCR (BBC module configuration register)
BR0 - BR3 (memory controller base registers 0-3)
Breakpoint counter B value and control register
(COUNTB)
CALRLAM_OTR (CALRAM ownership trace regis-
ter)
CMPA-CMPD (comparator A-D value registers )
CMPE-CMPF (comparator E-F value registers)
CMPG-CMPH (comparator G-H value registers)
COLIR (change of lock register)
COUNTA (breakpoint counter A value and control
register)
COUNTB (breakpoint counter B value and control
register)
CRAM_RBAx (CALRAM region base address regis-
ter)
CRAMMCR (CALRAM module configuration regis-
ter)
CRAMOVL (CALRAM overlay configuration regis-
ter)
DEC (decrementer register)
DER (debug enable register)
DMBR (dual mapping base register)
DPDR (development port data register)
DPTRAM
module configuration register (DPTMCR)
ram base address register (RAMBAR)
Dual mapping option register
ECR (exception cause register)
EIBADR (external interrupt relocation table base ad-
dress register)
EMCR (external master control register)
General-Purpose I/O registers
GPDI (general-purpose data in register)
GPDO (general-purpose data out register)
ICTRL (I-bus support control register)
Internal memory map register
Keep alive power registers lock mechanism
L2U
global region attribute register (L2U_GRA)
module configuration register (L2U_MCR)
region attribute registers (L2U_RAx)
region base address registers (L2U_RBAx)
LCTRL1 (L-bus support control register 1)
LCTRL1 (L-bus support control register 2)
MBISM
interrupt registers
MCPSMSCR (MCPSM status/control register)
MDASMSCR (MDASM status/control register)
MI_GRA (global region attribute register)
MI_RA 1 - 3 (region base address registers (1 - 3))
MI_RBA 0 - 3 (region base address registers (0 - 3))
MIOS
bus interface (MBISM) Registers
MIOS1
interrupt
level
register
0
(MIOSLVL0)
(MIOS1LVL1)
interrupt
level
register
1
(MIOSLVL1)
(MIOS1LVL0)
module
and
version
number
register
(MIOS1VNR)
MIOS14ER0 interrupt enable register
MIOS14ER1interrupt enable register
MIOS14MCR (MIOS14 module configuration regis-
ter)