參數(shù)資料
型號: MFRC53001T
廠商: NXP Semiconductors N.V.
元件分類: 通信及網(wǎng)絡(luò)
英文描述: ISO-IEC 14443 A Reader IC
封裝: MFRC53001T/0FE<SOT287-1 (SO32)|<<http://www.nxp.com/packages/SOT287-1.html<1<week 5, 2005,;MFRC53001T/0FE<SOT287-1 (SO32)|<<http://www.nxp.com/packages/SOT287-1.html<1
文件頁數(shù): 17/115頁
文件大小: 2590K
代理商: MFRC53001T
MFRC530_33
All information provided in this document is subject to legal disclaimers.
NXP B.V. 2010. All rights reserved.
Product data sheet
PUBLIC
Rev. 3.3 — 6 July 2010
057433
17 of 115
NXP Semiconductors
MFRC530
ISO/IEC 14443 A Reader IC
When the microprocessor starts a command, the MFRC530 can still access the FIFO
buffer while the command is running. Only one FIFO buffer has been implemented which
is used for input and output. Therefore, the microprocessor must ensure that there are no
inadvertent FIFO buffer accesses.
Table 18
gives an overview of FIFO buffer access
during command processing.
Table 18.
Active
command
9.3.2
Controlling the FIFO buffer
In addition to writing to and reading from the FIFO buffer, the FIFO buffer pointers can be
reset using the FlushFIFO bit. This changes the FIFOLength[6:0] value to zero, bit
FIFOOvfl is cleared and the stored bytes are no longer accessible. This enables the FIFO
buffer to be written with another 64 bytes of data.
9.3.3
FIFO buffer status information
The microprocessor can get the following FIFO buffer status data:
the number of bytes stored in the FIFO buffer: bits FIFOLength[6:0]
the FIFO buffer full warning: bit HiAlert
the FIFO buffer empty warning: bit LoAlert
the FIFO buffer overflow warning: bit FIFOOvfl.
Remark:
Setting the FlushFIFO bit clears the FIFOOvfl bit.
The MFRC530 can generate an interrupt signal when:
bit LoAlertIRq is set to logic 1 and bit LoAlert = logic 1, pin IRQ is activated.
bit HiAlertIRq is set to logic 1 and bit HiAlert = logic 1, pin IRQ activated.
The HiAlert flag bit is set to logic 1 only when the WaterLevel[5:0] bits or less can be
stored in the FIFO buffer. The trigger is generated by
Equation 1
:
FIFO buffer access
FIFO buffer
μ
p Write
-
-
yes
-
yes
Remark
μ
p Read
-
-
-
yes
yes
StartUp
Idle
Transmit
Receive
Transceive
the microprocessor has to know the state of the
command (transmitting or receiving)
WriteE2
ReadE2
yes
yes
-
yes
the microprocessor has to prepare the arguments,
afterwards only reading is allowed
LoadKeyE2
LoadKey
Authent1
Authent2
LoadConfig
CalcCRC
yes
yes
yes
-
yes
yes
-
-
-
-
-
-
相關(guān)PDF資料
PDF描述
MFRC53101T ISO-IEC 14443 reader IC
MFRX85201HD Secure contactless reader solution
MMBD4148 High-speed switching diode
MMBD6050-V-GS08 SWITING 70V 0.2A 3PIN SOT-23 - Tape and Reel
MMBD6050-V-GS18 SWITING 70V 0.2A 3PIN SOT-23 - Tape and Reel
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MFRC53001T/0FE 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:ISO/IEC 14443 A Reader IC
MFRC53001T/0FE,112 功能描述:RFID應(yīng)答器 MIFARE HS READER RoHS:否 制造商:Murata 存儲容量:512 bit 工作溫度范圍:- 40 C to + 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體: 封裝:Reel
MFRC53001T/0FE,518 功能描述:RFID應(yīng)答器 IC READER 13.56MHZ RoHS:否 制造商:Murata 存儲容量:512 bit 工作溫度范圍:- 40 C to + 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體: 封裝:Reel
MFRC53001T/0FE112 制造商:NXP Semiconductors 功能描述:CNTCLESS RC 3.3V ISO14443-A/B
MFRC531 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Short Form Specification