- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄359155 > MCZ33989EG (飛思卡爾半導(dǎo)體(中國)有限公司) System Basis Chip with High-Speed CAN Transceiver PDF資料下載
參數(shù)資料
| 型號： | MCZ33989EG |
| 廠商： | 飛思卡爾半導(dǎo)體(中國)有限公司 |
| 元件分類： | CAN |
| 英文描述： | System Basis Chip with High-Speed CAN Transceiver |
| 中文描述： | 系統(tǒng)基礎(chǔ)芯片高高速CAN收發(fā)器 |
| 文件頁數(shù)： | 34/66頁 |
| 文件大小： | 1181K |
| 代理商： | MCZ33989EG |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁當(dāng)前第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁
Analog Integrated Circuit Device Data
Freescale Semiconductor
34
33989
FUNCTIONAL DEVICE OPERATION
LOGIC COMMANDS AND REGISTERS
Wake-up Input Register (WUR)
The local wake-up inputs, L0, L1, L2, and L3 can be used
in both Normal and Standby modes as port expander, as well
as and for waking up the SBC in Sleep or Stop modes.
Please see
Table 21
.
The wake-up inputs can be configured separately, while
L0 and L1 are configured together. Bits L2 and L3 are
configured together. Please see
Table 22
.
Table 23
provides Status bits data.
Table 20. IOR Status Bits
Status Bit
Description
V2LOW
V2 Below 4.0 V
HS1OT
High Side 1 Over Temperature
VSUPLOW
V
SUP
Below 6.1 V
If Set, SBC Accepts Command to go to Debug Modes (No WD)
DEBUG
Table 21. WUR Register
WUR
D3
D2
D1
D0
$100B
W
LCTR3
LCTR2
LCTR1
LCTR0
R
L3WU
L2WU
L1WU
L0WU
Reset Value
0
0
0
0
Reset Condition
POR, NR2R, N2R, STB2R, STO2R
Table 22. WUR Control Bits
LCTR3
LCTR2
LCTR1
LCTR0
L0/L1 Config
L2/L3 Config
x
x
0
0
Inputs Disabled
—
x
x
0
1
High Level Sensitive
x
x
1
0
Low Level Sensitive
x
x
1
1
Both Level Sensitive
0
0
x
x
—
Inputs Disabled
0
1
x
x
High Level Sensitive
1
0
x
x
Low Level Sensitive
1
1
x
x
Both Level Sensitive
Table 23. WUR Status Bits
Status Bit
Description
L3WU
Wake-up Occurred (Sleep/Stop Modes), Logic State on Lx (Standby/Normal Modes)
L2WU
L1WU
L0WU
Notes: Status bits have two functions. After SBC wake-up, they indicate the wake-up source (Example: L2WU set at 1 if wake-up source is L2
input). After SBC wake and once the WUR has been read, status bits indicates the real time state of the LX inputs (1 mean LX is above
threshold, 0 means that LX input is below threshold).
If, after a wake-up from LX input, a WD timeout occurs before the first reading of the WUR register, the LXxWU bits are reset. This can occur
only if SBC was in Stop mode.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MCZ33990EF | Enhanced Class B Serial Transceiver |
| MCZ33991EG | Gauge Driver Integrated Circuit |
| MCZ33993EW | Multiple Switch Detection Interface |
| MCZ33996EK | 16-Output Switch with SPI Control |
| MCZ34652EF | 2.0 A Negative Voltage Hot Swap Controller with Enhanced Programmability |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MCZ33989EG | 制造商:Freescale Semiconductor 功能描述:IC SYSTEM BASIS W/CAN TRANCEIVER |
| MCZ33989EGR2 | 功能描述:網(wǎng)絡(luò)控制器與處理器 IC SBC-HS RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
| MCZ33990EF | 功能描述:網(wǎng)絡(luò)控制器與處理器 IC CLASS B SERIAL TRANS. RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
| MCZ33990EF | 制造商:Freescale Semiconductor 功能描述:TRANCEIVER J-1850 CLASS B 8SOIC |
| MCZ33990EF/R2 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Enhanced Class B Serial Transceiver |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。