
Analog Integrated Circuit Device Data
Freescale Semiconductor
22
33989
FUNCTIONAL DEVICE OPERATION
RESET AND WATCHDOG PINS, SOFTWARE WATCHDOG OPERATIONS
the MCU to enter its low power mode, a deglitcher time of
typical 40 μs is implemented.
Figure 9
indicates the operation to enter Stop mode.
Figure 9. Operation Entering Stop Mode
RESET AND WATCHDOG PINS, SOFTWARE WATCHDOG OPERATIONS
SOFTWARE WATCHDOG (SELECTABLE WINDOW
OR TIMEOUT WATCHDOG)
Software watchdog uses in the SBC Normal and Standby
modes is to monitor MCU. The Watchdog can be either
window or timeout. This is selectable by SPI (register TIM1,
bit WDW). Default is window watchdog. The period for the
watchdog is selectable from the SPI from 10 ms to 350 ms
(register TIM1, bits WDT0 and WDT1). When the window
watchdog is selected, the closed window is the first part of the
selected period, and the open window is the second part of
the period. Refer to the SPI TIM register description.
Watchdog can only be cleared within the open window time.
An attempt to clear the watchdog in the closed window will
generate a reset. Watchdog is cleared through SPI by
addressing the TIM1 register.
RESET PIN DESCRIPTION
A reset output is necessary and available to reset the
microcontroller. Modes 1 and 2 are available for the reset pin
(please refer to
Table 5
for reset pin operation).
Reset causes when SBC is in mode 1:
V
DD1
falling out of range — If V
DD1
falls below the reset
threshold (parameter R
STTH
), the ret pin is pulled low until
V
DD1
returns to the normal voltage.
Power-on reset — At device power-on or at device wake-
up from Sleep mode, the reset is maintained low until V
DD1
is within its operation range.
Watchdog timeout — If watchdog is not cleared, the SBC
will pull the reset pin low for the duration of the reset time
(parameter RST
DUR)
.
In Mode 2, the reset pin is not activated in case of
Watchdog timeout. Please refer to
Table 6
for more detail.
For debug purposes at 25°C, the Reset pin can be shorted
to 5.0 V because of its internal limited current drive capability.
RESET AND WATCHDOG OPERATION: MODES1
AND 2
Watchdog and Reset functions have two modes of
operation:
SPI CS
SPI Stop/ Sleep Command
SBC in Normal or Stand-by mode
SBC in Stop mode
no I
DD1
over I wake-up
SBC in Stop mode
with I
DD1
over I wake-up
I
DD1DGLT
t
CS
STOP
Table 5. Reset and Watchdog Output Operation
Events
Mode
WD Output
Reset Output
Devices Power-up
1 or 2 (Safe Mode)
Low to High
Low to High
V
DD1
Normal Watchdog Properly Triggered
1
High
High
V
DD1
< RST
TH
1
High
Low
Watchdog Timeout Reached
1
Low (Note)
Low
V
DD1
Normal Watchdog Properly Triggered
2 (Safe Mode)
High
High
V
DD1
< RST
TH
2 (Safe Mode)
High
Low
Watchdog Timeout Reached
2 (Safe Mode)
Low (Note)
High
Notes
27.
WD stays low until the Watchdog register is properly addressed through SPI.