參數(shù)資料
型號: MCR705JP7CDWE
廠商: Freescale Semiconductor
文件頁數(shù): 140/164頁
文件大?。?/td> 0K
描述: MCU 8BIT 224B RAM 28-SOIC
標(biāo)準(zhǔn)包裝: 26
系列: HC05
核心處理器: HC05
芯體尺寸: 8-位
速度: 2.1MHz
連通性: SIO
外圍設(shè)備: POR,溫度傳感器,WDT
輸入/輸出數(shù): 22
程序存儲器容量: 6KB(6K x 8)
程序存儲器類型: OTP
RAM 容量: 224 x 8
電壓 - 電源 (Vcc/Vdd): 2.7 V ~ 5.5 V
數(shù)據(jù)轉(zhuǎn)換器: A/D 4x12b
振蕩器型: 內(nèi)部
工作溫度: -40°C ~ 85°C
封裝/外殼: 28-SOIC(0.295",7.50mm 寬)
包裝: 管件
Analog Control Register
MC68HC705JJ7 MC68HC705JP7 Advance Information Data Sheet, Rev. 4.1
Freescale Semiconductor
77
CHG
The CHG enable bit allows direct control of the charge current source and the discharge device and
also reflects the state of the discharge device. This bit is cleared by a reset of the device.
1 = If the ISEN bit is also set, the charge current source is sourcing current out of the PB0/AN0 pin.
Writing a logic 1 enables the charging current out of the PB0/AN0 pin.
0 = The discharge device is sinking current into the PB0/AN0 pin. Writing a logic 0 disables the
charging current and enables the discharging current into the PB0/AN0 pin, if the ISEN bit is
also set.
ATD1–ATD2
The ATD1–ATD2 enable bits select one of the four operating modes used for making A/D conversions
via the single-slope method.These four modes are given in Table 8-3. These bits have no effect if the
ISEN enable bit is cleared. These bits are cleared by a reset of the device and thereby return the
analog subsystem to the manual A/D conversion method.
Address:
$001D
Bit 7
654321
Bit 0
Read:
CHG
ATD2
ATD1
ICEN
CPIE
CP2EN
CP1EN
ISEN
Write:
Reset:
00000000
Figure 8-5. Analog Control Register (ACR)
Table 8-3. A/D Conversion Options
A/D
Option
Mode
Charge
Control
A/D Options
Current Flow
to/from PB0/AN0
ISEN
ATD2
ATD1
CHG
Disabled
Current
source and
discharge
disabled
0
XXX
Current control disabled,
no source or sink current
100
1
Begin sourcing current
when the CHG bit is set
and continue to source
current until the CHG bit is
cleared.
110
1
The CHG bit remains set
until the next time ICF
occurs.
3
Automatic
charge and
discharge
(OCF–ICF)
synchronized
to timer
111
0
The CHG bit remains
cleared until the next time
OCF occurs.
111
1
The CHG bit remains set
until the next time ICF
occurs.
相關(guān)PDF資料
PDF描述
MCHC705JP7CDWE IC MCU 8BIT 224 BYTES RAM 28SOIC
LF13WBJ-20P CONN JACK WATERPROOF 20POS MALE
MK20DX128VMP5 IC ARM CORTEX MCU 128KB 64BGA
MC908AP8ACBE IC MCU 8K FLASH 8MHZ 42-SDIP
VE-2N2-IY-F2 CONVERTER MOD DC/DC 15V 50W
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MCR706A 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:Silicon Controlled Rectifiers
MCR706AT4 功能描述:SCR 400V 4A RoHS:否 制造商:STMicroelectronics 最大轉(zhuǎn)折電流 IBO:480 A 額定重復(fù)關(guān)閉狀態(tài)電壓 VDRM:600 V 關(guān)閉狀態(tài)漏泄電流(在 VDRM IDRM 下):5 uA 開啟狀態(tài) RMS 電流 (It RMS): 正向電壓下降:1.6 V 柵觸發(fā)電壓 (Vgt):1.3 V 最大柵極峰值反向電壓:5 V 柵觸發(fā)電流 (Igt):35 mA 保持電流(Ih 最大值):75 mA 安裝風(fēng)格:Through Hole 封裝 / 箱體:TO-220 封裝:Tube
MCR706AT4G 功能描述:SCR THY 4A 400V SCR RoHS:否 制造商:STMicroelectronics 最大轉(zhuǎn)折電流 IBO:480 A 額定重復(fù)關(guān)閉狀態(tài)電壓 VDRM:600 V 關(guān)閉狀態(tài)漏泄電流(在 VDRM IDRM 下):5 uA 開啟狀態(tài) RMS 電流 (It RMS): 正向電壓下降:1.6 V 柵觸發(fā)電壓 (Vgt):1.3 V 最大柵極峰值反向電壓:5 V 柵觸發(fā)電流 (Igt):35 mA 保持電流(Ih 最大值):75 mA 安裝風(fēng)格:Through Hole 封裝 / 箱體:TO-220 封裝:Tube
MCR707A 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:Silicon Controlled Rectifiers
MCR708A 功能描述:SCR 600V 4A RoHS:否 制造商:STMicroelectronics 最大轉(zhuǎn)折電流 IBO:480 A 額定重復(fù)關(guān)閉狀態(tài)電壓 VDRM:600 V 關(guān)閉狀態(tài)漏泄電流(在 VDRM IDRM 下):5 uA 開啟狀態(tài) RMS 電流 (It RMS): 正向電壓下降:1.6 V 柵觸發(fā)電壓 (Vgt):1.3 V 最大柵極峰值反向電壓:5 V 柵觸發(fā)電流 (Igt):35 mA 保持電流(Ih 最大值):75 mA 安裝風(fēng)格:Through Hole 封裝 / 箱體:TO-220 封裝:Tube