
91
42073A-MCU Wireless-02/13
ATmega2564/1284/644RFR2
enabled. The frame reception is completed when issuing the TRX24_RX_END
interrupt.
Different Frame Buffer read access scenarios are recommended for:
Non-time critical applications: read access starts after the TRX24_RX_END interrupt;
Time-critical applications: read access starts after the TRX24_RX_START interrupt;
The controller must ensure to read valid Frame Buffer contents. Reading frame data
before frame reception is finished can lead to invalid data, if buffer regions are
accessed which are not yet updated with the new frame.
While receiving a frame the data needs to be primarily stored in the Frame Buffer
before reading it. This is ensured by accessing the first Frame Buffer byte at least 32 s
after the TRX24_RX_START interrupt.
It is recommended for operations considered to be not time-critical to wait for the
TRX24_RX_END interrupt before starting a Frame Buffer read access. The following
figure illustrates the frame receive procedure using the TRX24_RX_END interrupt.
Figure 9-28. Transactions between radio transceiver and microcontroller during receive
T
ra
n
sc
e
iv
e
r
M
ic
ro
co
n
tr
o
lle
r
IRQ issued (RX_START)
IRQ issued (RX_END)
Read frame data (Frame Buffer access)
Read TST_FRAME_LENGTH register
(Register access)
Critical protocol timing could require starting the Frame Buffer read access after the
TRX24_RX_START interrupt. The first byte of the frame data can be read 32 s after
the TRX24_RX_START interrupt. The application software must ensure to read slower
than the frame is received. Otherwise a Frame Buffer under-run occurs and the frame
data may be not valid.
9.7.2 Frame Transmit Procedure
A frame transmission comprises of the two actions Frame Buffer write access and
transmission of the Frame Buffer content. Both actions can be run in parallel if required
by critical protocol timing.
and transmitting the frame. The frame transmission is initiated writing SLPTR or writing
command TX_START to register TRX_STATE after a Frame Buffer write access and
while the radio transceiver is in state PLL_ON or TX_ARET_ON. The TRX24_TX_END
interrupt indicates the completion of the transaction.