參數資料
型號： MC705C9ACPE
廠商： Freescale Semiconductor
文件頁數： 93/118頁
文件大小： 0K
描述： IC MCU 2.1MHZ 16K OTP 40-DIP
標準包裝： 9
系列： HC05
核心處理器： HC05
芯體尺寸： 8-位
速度： 2.1MHz
連通性： SCI，SPI
外圍設備： POR，WDT
輸入/輸出數： 24
程序存儲器容量： 16KB（16K x 8）
程序存儲器類型： OTP
RAM 容量： 352 x 8
電壓 - 電源 (Vcc/Vdd)： 3 V ~ 5.5 V
振蕩器型： 內部
工作溫度： -40°C ~ 85°C
封裝/外殼： 40-DIP（0.600"，15.24mm）
包裝： 管件
Serial Peripheral Interface (SPI)
MC68HC05C9A Advance Information Data Sheet, Rev. 4.1
76
Freescale Semiconductor
10.5.2 Serial Peripheral Status Register
The SPI status register (SPSR), shown in Figure 10-5, contains flags to signal the following conditions:
SPI transmission complete
Write collision
Mode fault
SPIF — SPI Transfer Complete Flag
The serial peripheral data transfer flag bit is set upon completion of data transfer between the
processor and external device. If SPIF goes high, and if SPIE is set, a serial peripheral interrupt is
generated. Clearing the SPIF bit is accomplished by reading the SPSR (with SPIF set) followed by an
access of the SPDR. Following the initial transfer, unless SPSR is read (with SPIF set) first, attempts
to write to SPDR are inhibited.
WCOL — Write Collision Bit
The write collision bit is set when an attempt is made to write to the serial peripheral data register while
data transfer is taking place. If CPHA is 0, a transfer is said to begin when SS goes low and the transfer
ends when SS goes high after eight clock cycles on SCK. When CPHA is 1, a transfer is said to begin
the first time SCK becomes active while SS is low and the transfer ends when the SPIF flag gets set.
Clearing the WCOL bit is accomplished by reading the SPSR (with WCOL set) followed by an access
to SPDR.
MODF — Mode Fault
The mode fault flag indicates that there may have been a multi-master conflict for system control and
allows a proper exit from system operation to a reset or default system state. The MODF bit is normally
clear, and is set only when the master device has its SS pin pulled low. Setting the MODF bit affects
the internal serial peripheral interface system in the following ways.
1.
An SPI interrupt is generated if SPIE = 1.
2.
The SPE bit is cleared. This disables the SPI.
3.
The MSTR bit is cleared, thus forcing the device into the slave mode.
Table 10-1. SPI Clock Rate Selection
SPR[1:0]
SPI Clock Rate
00
Internal Clock
÷ 2
01
Internal Clock
÷ 4
10
Internal Clock
÷ 16
11
Internal Clock
÷ 32
$000B
Bit 7
654321
Bit 0
Read:
SPIF
WCOL
MODF
Write:
Reset:
00000000
= Unimplemented
Figure 10-5. SPI Status Register
相關PDF資料
PDF描述
2-6457567-2 ADPTR,DUP,LC,SR BLU,CER,LOGO
V24A28T400BF3 CONVERTER MOD DC/DC 28V 400W
V24A28T400BF2 CONVERTER MOD DC/DC 28V 400W
V24A24T400BG3 CONVERTER MOD DC/DC 24V 400W
V24A24T400BG2 CONVERTER MOD DC/DC 24V 400W
相關代理商/技術參數
參數描述
MC705E6CDWE 制造商:Freescale Semiconductor 功能描述:
MC705J1A 制造商:Freescale Semiconductor 功能描述:
MC705J1ACDWE 功能描述:8位微控制器 -MCU HCO5 CORE+1.2K RAM + EPR RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數據總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數據 RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風格:SMD/SMT
MC705J1ACDWE 制造商:Freescale Semiconductor 功能描述:8-Bit Microcontroller IC
MC705JJ7CDWE 功能描述:8位微控制器 -MCU 705JJ7 224 BYTES RAM RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數據總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數據 RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風格:SMD/SMT
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數量 廠商 批號 封裝
添加更多采購

我的聯系方式

*
*
*