- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄45217 > MC68HC705BD7B (MOTOROLA INC) 8-BIT, OTPROM, 2.1 MHz, MICROCONTROLLER, PDIP42 PDF資料下載
參數(shù)資料
| 型號(hào)： | MC68HC705BD7B |
| 廠商： | MOTOROLA INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 8-BIT, OTPROM, 2.1 MHz, MICROCONTROLLER, PDIP42 |
| 封裝： | SDIP-42 |
| 文件頁數(shù)： | 50/85頁 |
| 文件大?。?/td> | 302K |
| 代理商： | MC68HC705BD7B |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁當(dāng)前第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁
MOTOROLA
SECTION 9: DDC12AB INTERFACE
Page 44
GENERAL RELEASE SPECIFICATION
MC68HC05BD7 Rev. 2.0
PRELIMINARY
TXBE
Bit 1
The Transmit Buffer Empty (TXBE) flag indicates the status of
the DDTR register. When the cpu writes the data into the
DDTR register, the TXBE flag will be cleared. And it will be set
again after the data of the DDTR register has been loaded to
the shift register. It is default to be set when the DEN is
disable and will be cleared by writing data to the DDTR
register when the DEN is enabled.
RXBF
Bit 0
The Receive Buffer Full (RXBF) flag indicates the status of the
DDRR register. When the cpu reads the data from the DDRR
register, the RXBF flag will be cleared. And it will be set after
the data or matched address is transferred from the shift
register to the DDRR register. It is cleared when DEN is
disabled or DDRR register is read when DEN is enabled.
9.3.5
DDC Data Transmit Register (DDTR)
The data written into this register after DEN is enabled will be automatically downloaded to
the shift register when the module detects the calling address is matched and the bit 0 of
the received data is one or when the data in the shift register has been transmitted with
received acknowledge bit, RXAK=0. So if the program doesn’t write the data into the DDTR
register (TXBE is cleared) before the matched calling address is detected, the module will
pull down the SCL line. If the cpu write a data to the DDTR register, then the written data
will be downloaded to the shift register immediately and the module will release the SCL
line, then the TXBE is set again and the TXIF flag is set to generate another interrupt
request for data. So the cpu may need to write the next data to the DDTR register to clear
TXBE flag and for the auto downloading of data to the shift register after the data in the shift
register is transmitted over again with RXAK=0. If the master receiver doesn’t acknowledge
the transmitted data, RXAK=1, the module will release the SDA line for master to generate
’stop’ or ’repeated start’ conditions. The data stored in the DDTR register will not be
downloaded to the shift register until next calling from master (TXBE remains unchanged).
9.3.6
DDC Data Receive Register (DDRR)
The DDC Data Receive Register (DDRR) contains the last received data when the MATCH
flag is zero or the calling address from master when the MATCH flag is one. The DDRR
register will be updated after a data byte is received and the RXBF is zero. It is a read-only
register. The read operation of this register will clear the RXBF flag. After the RXBF flag is
DTD7
1
7
DTD0
1111111
6543210
DTD4
W
R
DDTR
$001A
reset
DTD5
DTD6
DTD2
DTD3
DTD1
DRD7
0
7
DRD0
0000000
6543210
DRD4
W
R
DDRR
$001B
reset
DRD5
DRD6
DRD2
DRD3
DRD1
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MC68HC05C0B | 8-BIT, 4 MHz, MICROCONTROLLER, PDIP42 |
| MC68HC05C0P | 8-BIT, 4 MHz, MICROCONTROLLER, PDIP40 |
| MC68HC05C0FN | 8-BIT, 4 MHz, MICROCONTROLLER, PQCC44 |
| MC68HC05C12AFN | 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PQCC44 |
| MC68HSC05C12AB | 8-BIT, MROM, 4.1 MHz, MICROCONTROLLER, PDIP42 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MC68HC705BD7P1 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| MC68HC705C4ACP | 制造商:Freescale Semiconductor 功能描述: |
| MC68HC705C8AB | 功能描述:IC MCU 8K OTP 2.1MHZ 42-SDIP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微控制器， 系列:HC05 標(biāo)準(zhǔn)包裝:250 系列:56F8xxx 核心處理器:56800E 芯體尺寸:16-位 速度:60MHz 連通性:CAN，SCI，SPI 外圍設(shè)備:POR，PWM，溫度傳感器，WDT 輸入/輸出數(shù):21 程序存儲(chǔ)器容量:40KB（20K x 16） 程序存儲(chǔ)器類型:閃存 EEPROM 大小:- RAM 容量:6K x 16 電壓 - 電源 (Vcc/Vdd):2.25 V ~ 3.6 V 數(shù)據(jù)轉(zhuǎn)換器:A/D 6x12b 振蕩器型:內(nèi)部 工作溫度:-40°C ~ 125°C 封裝/外殼:48-LQFP 包裝:托盤 配用:MC56F8323EVME-ND - BOARD EVALUATION MC56F8323 |
| MC68HC705C8ACB | 制造商:Rochester Electronics LLC 功能描述:HCO5 CORE + 8K RAM + EPR - Bulk |
| MC68HC705C8ACFB | 功能描述:IC MCU 8K 4MHZ OTP 44-QFP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微控制器， 系列:HC05 其它有關(guān)文件:STM32F101T8 View All Specifications 特色產(chǎn)品:STM32 32-bit Cortex MCUs 標(biāo)準(zhǔn)包裝:490 系列:STM32 F1 核心處理器:ARM? Cortex?-M3 芯體尺寸:32-位 速度:36MHz 連通性:I²C，IrDA，LIN，SPI，UART/USART 外圍設(shè)備:DMA，PDR，POR，PVD，PWM，溫度傳感器，WDT 輸入/輸出數(shù):26 程序存儲(chǔ)器容量:64KB（64K x 8） 程序存儲(chǔ)器類型:閃存 EEPROM 大小:- RAM 容量:10K x 8 電壓 - 電源 (Vcc/Vdd):2 V ~ 3.6 V 數(shù)據(jù)轉(zhuǎn)換器:A/D 10x12b 振蕩器型:內(nèi)部 工作溫度:-40°C ~ 85°C 封裝/外殼:36-VFQFN，36-VFQFPN 包裝:托盤 配用:497-10030-ND - STARTER KIT FOR STM32497-8853-ND - BOARD DEMO STM32 UNIV USB-UUSCIKSDKSTM32-PL-ND - KIT IAR KICKSTART STM32 CORTEXM3497-8512-ND - KIT STARTER FOR STM32F10XE MCU497-8505-ND - KIT STARTER FOR STM32F10XE MCU497-8304-ND - KIT STM32 MOTOR DRIVER BLDC497-6438-ND - BOARD EVALUTION FOR STM32 512K497-6289-ND - KIT PERFORMANCE STICK FOR STM32MCBSTM32UME-ND - BOARD EVAL MCBSTM32 + ULINK-MEMCBSTM32U-ND - BOARD EVAL MCBSTM32 + ULINK2更多... 其它名稱:497-9032STM32F101T8U6-ND |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。