參數(shù)資料
型號: MC68HC05CL48
廠商: FREESCALE SEMICONDUCTOR INC
元件分類: 微控制器/微處理器
英文描述: 8-BIT, MROM, 1.802 MHz, MICROCONTROLLER, PQFP112
封裝: TQFP-112
文件頁數(shù): 71/145頁
文件大小: 673K
代理商: MC68HC05CL48
June 11, 1997
GENERAL RELEASE SPECIFICATION
MC68HC05CL48
CPU
MOTOROLA
REV 2.0
3-3
Normally, the address in the program counter increments to the next sequential
memory location every time an instruction or operand is fetched. Jump, branch,
and interrupt operations load the program counter with an address other than that
of the next sequential location.
3.1.5 Condition Code Register (CCR)
The CCR shown in Figure 3-1 is a 5-bit register in which four bits are used to
indicate the results of the instruction just executed. The fth bit is the interrupt
mask. These bits can be individually tested by a program, and specic actions can
be taken as a result of their state. The condition code register should be thought of
as having three additional upper bits that are always ones. Only the interrupt mask
is affected by a reset of the device. The following paragraphs explain the functions
of the lower ve bits of the condition code register.
3.1.5.1
Half Carry Bit (H-Bit)
When the half-carry bit is set, it means that a carry occurred between bits 3 and 4
of the accumulator during the last ADD or ADC (add with carry) operation. The
half-carry bit is required for binary-coded decimal (BCD) arithmetic operations.
3.1.5.2
Interrupt Mask (I-Bit)
When the interrupt mask is set, the internal and external interrupts are disabled.
Interrupts are enabled when the interrupt mask is cleared. When an interrupt
occurs, the interrupt mask is automatically set after the CPU registers are saved
on the stack, but before the interrupt vector is fetched. If an interrupt request
occurs while the interrupt mask is set, the interrupt request is latched. Normally,
the interrupt is processed as soon as the interrupt mask is cleared.
A return from interrupt (RTI) instruction pulls the CPU registers from the stack,
restoring the interrupt mask to its state before the interrupt was encountered. After
any reset, the interrupt mask is set and can only be cleared by the Clear I-Bit
(CLI), STOP, or WAIT instructions.
3.1.5.3
Negative Bit (N-Bit)
The negative bit is set when the result of the last arithmetic operation, logical
operation, or data manipulation was negative. (Bit 7 of the result was a logical
one.)
The negative bit can also be used to check an often-tested ag by assigning the
ag to bit 7 of a register or memory location. Loading the accumulator with the
contents of that register or location then sets or clears the negative bit according
相關(guān)PDF資料
PDF描述
MC68HC705CL48 8-BIT, OTPROM, 1.802 MHz, MICROCONTROLLER, PQFP112
MC68HC05CT4FN 8-BIT, MROM, 2.048 MHz, MICROCONTROLLER, PQCC44
MC68HC05CT4FB 8-BIT, MROM, 2.048 MHz, MICROCONTROLLER, PQFP44
MC68HC05E16CB 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PDIP56
MC68HC05E16FB 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PQFP44
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MC68HC05CT4FB 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:General Release Specification
MC68HC05CT4FN 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:General Release Specification
MC68HC05D9 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:8-bit microcomputer with PWM outputs and LED drive
MC68HC05E0 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:High-density complementary metal oxide semiconductor (HCMOS) microcontroller unit
MC68HC05E0FN 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-Bit Microcontroller