參數(shù)資料
型號： MC68EN302PV25BT
廠商： FREESCALE SEMICONDUCTOR INC
元件分類： 微控制器/微處理器
英文描述： 4 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP144
封裝： 20 X 20 MM, 1.40 MM HEIGHT, 0.50 MM PITCH, PLASITC, LQFP-144
文件頁數(shù)： 69/128頁
文件大?。?/td> 641K
代理商： MC68EN302PV25BT
ETHERNET Controller
4-6
MC68EN302 REFERENCE MANUAL
MOTOROLA
4.1.4 INTERRUPT VECTOR REGISTER (IVEC)
The IVEC register controls the interrupt vector generated by the Ethernet controller during
an interrupt acknowledge cycle. This register can only be written when the ETHER_EN bit
in the ECNTRL register is cleared. This register is reset to $000F.
15–8—Reserved.
Should be written to zero by the host processor. These bits are always read as zero.
VG—Vector Granularity.
0 = The interrupt vector is not modified to reflect the cause of the interrupt.
1 = The interrupt vector is modified to indicate the cause of the interrupt, replacing the
lower two bits of the interrupt vector according to the following table:
If multiple interrupt sources are present simultaneously and VG = 1, the INV bits will be set
based on the following priority (highest ot lowest);
1. Time critical interrupt.
2. Receive interrupt
3. Transmit interrupt
4. Non-time critical interrupt.
For example, if both RXB and TFINT interrupts are asserted, INV1–INV0 will equal 00.
Interrupt Vector1–0 represent the values of the two lower bits placed on the data bus during
an interrupt acknowledge cycle. VG is cleared by reset.
INV7–0—Interrupt Vector.
INV is the eight bit vector that the Ethernet controller places on the low byte of the data bus
during an interrupt acknowledge cycle.
4.1.5 INTERRUPT EVENT REGISTER (INTR_EVENT)
When an event occurs that sets a bit in the Interrupt Event Register, and the corresponding
bit in the interrupt mask register (INTR_MASK) is set, an interrupt will be generated. To clear
15
14
13
12
11
10
9876543210
00000000
INV<7:0>
INTERRUPT VECTOR1–0
CAUSE
EXAMPLES
00
Receive Interrupt
RFINT, RXB
01
Transmit Interrupt
TFINT, TXB
10
Non-Time Critical Interrupt
HBERR, BABR, BABT, GRA, BOD, EBERR
11
Time Critical Interrupt
BSY
相關PDF資料
PDF描述
MC68302PV33C 4 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP144
SPAK302PV16VC 4 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP144
SPAK302FC25C 4 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP132
MC68EN360EM25 7 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP240
MC68EN360FE33 RISC MICROCONTROLLER, CQFP240
相關代理商/技術參數(shù)
參數(shù)描述
MC68EN360AI25L 功能描述:微處理器 - MPU QUICC ETHRN RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:536 MHz 程序存儲器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-324
MC68EN360AI25VL 功能描述:微處理器 - MPU QUICC ETHRN RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:536 MHz 程序存儲器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-324
MC68EN360AI33L 功能描述:微處理器 - MPU QUICC ETHRN RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:536 MHz 程序存儲器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-324
MC68EN360CAI25L 功能描述:微處理器 - MPU QUICC ETHRN RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:536 MHz 程序存儲器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-324
MC68EN360CEM25C 制造商: 功能描述: 制造商:undefined 功能描述:
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*