- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄45216 > MC68EN302PV25BT (FREESCALE SEMICONDUCTOR INC) 4 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP144 PDF資料下載
參數(shù)資料
| 型號： | MC68EN302PV25BT |
| 廠商： | FREESCALE SEMICONDUCTOR INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 4 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP144 |
| 封裝： | 20 X 20 MM, 1.40 MM HEIGHT, 0.50 MM PITCH, PLASITC, LQFP-144 |
| 文件頁數(shù)： | 111/128頁 |
| 文件大?。?/td> | 641K |
| 代理商： | MC68EN302PV25BT |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁當前第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁
Applications
6-4
MC68EN302 REFERENCE MANUAL
MOTOROLA
operations.The MC68EN302 buffer descriptors are a superset of the QUICC buffer
descriptors. The transmit buffer descriptors are identical, while the MC68EN302 receive
buffer descriptors include an additional bit in the most significant word which is used as an
indication for address matching while running in promiscuous mode. Any driver that
implements Ethernet on the QUICC will be able to utilize the same buffer descriptor structure
and handling when running on the MC68EN302. Following the Ethernet register map from
the MC68360UM/AD Revision 2.0 user's manual in the table listing the Ethernet Specific
Parameters (in the Parameter RAM), the corresponding function in the MC68EN302 is listed
below. Items in italics indicate that that particular parameter was not part of the QUICC
initialization process and is not required for CRC.
The standard 32 bit CRC calculation for the CRC is performed in the MC68EN302 hardware,
and therefore there is no need to write to the CRC value.
6.2.1 C_PRES, C_MASK:
The QUICC preset and mask options for the CRC calculation are not required in the
MC68EN302 because the CRC is automatically calculated in hardware.
6.2.2 CRCEC:
In the MC68EN302, CRC errors are flagged in the buffer descriptor indication rather than
keeping a running counter as in the QUICC. A software counter may be implemented to
support this function with very little difficulty by incrementing the count each time the CR bit
(bit 2 in the most significant long word of the buffer descriptor) is set.
6.2.3 ALEC:
The Alignment error is flagged in the buffer descriptor indication and therefore a software
counter may be implemented to support this function. A counter may be incremented each
time the NO bit (bit 4 in the most significant long word of the buffer descriptor) is set.
6.2.4 DISFC:
This function is not required in standard Ethernet. If frames are discarded because of error
conditions, then the buffer descriptor is flagged with the error notification. If a buffer
descriptor is not available, then an overrun error occurs, notifying the user that a frame was
discarded because no buffer descriptors were available. If a frame is discarded because of
the address filtering that is implemented on the MC68EN302, there is no indication provided
since this function is generally used for collecting network statistics and does not add to the
station performance.
6.2.5 PADS:
In the transmit direction the padding is automatic and is always generated as all ones.
6.2.6 RET_LIM:
Set in hardware to standard Ethernet values of 15.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MC68302PV33C | 4 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP144 |
| SPAK302PV16VC | 4 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP144 |
| SPAK302FC25C | 4 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP132 |
| MC68EN360EM25 | 7 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP240 |
| MC68EN360FE33 | RISC MICROCONTROLLER, CQFP240 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MC68EN360AI25L | 功能描述:微處理器 - MPU QUICC ETHRN RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:536 MHz 程序存儲器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-324 |
| MC68EN360AI25VL | 功能描述:微處理器 - MPU QUICC ETHRN RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:536 MHz 程序存儲器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-324 |
| MC68EN360AI33L | 功能描述:微處理器 - MPU QUICC ETHRN RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:536 MHz 程序存儲器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-324 |
| MC68EN360CAI25L | 功能描述:微處理器 - MPU QUICC ETHRN RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:536 MHz 程序存儲器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-324 |
| MC68EN360CEM25C | 制造商: 功能描述: 制造商:undefined 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復。