參數(shù)資料
型號(hào): MC68EN302PV25BT
廠商: FREESCALE SEMICONDUCTOR INC
元件分類: 微控制器/微處理器
英文描述: 4 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP144
封裝: 20 X 20 MM, 1.40 MM HEIGHT, 0.50 MM PITCH, PLASITC, LQFP-144
文件頁數(shù): 66/128頁
文件大?。?/td> 641K
代理商: MC68EN302PV25BT
ETHERNET Controller
MOTOROLA
MC68EN302 REFERENCE MANUAL
4-3
Bits in the registers are R/W unless noted otherwise. Unimplemented bits will return 0 on
reads. If reserved memory locations are accessed, DTACK is not returned.
4.1.1 ETHERNET CONTROL REGISTER (ECNTRL)
The ECNTRL register controls MC68EN302 Ethernet controller operation. All implemented
bits in this register are R/W. This register is $0000 following system reset.
15–3 Reserved. Should be written to zero by the host processor. These bits are always
read as zero.
GTS—Graceful Transmit Stop.
0 = No change in Ethernet controller operation
1 = The Ethernet controller will stop transmission after all frames that are currently
being transmitted have completed. See GRA in 4.1.5 Interrupt Event Register
(INTR_EVENT).
ETHER_EN—Ethernet Enable.
0 = Reception is immediately stopped and transmission ends following the appending
of a bad CRC to any frame currently being transmitted. Buffer descriptor(s)
corresponding to an aborted transmit frame are not updated following ETHER_EN
deassertion. In this situation, the DMA, buffer descriptor and FIFO control logic is
reset along with the buffer descriptor and FIFO pointers.
1 = The Ethernet controller is enabled and reception and transmission of frames may
occur.
RESET—Ethernet Controller Reset.
0 = A reset is performed locally within the Ethernet controller. ETHER_EN is cleared
and all other Ethernet controller registers take their reset values. During Ethernet
controller reset, the Buffer Descriptor Table and the CAM Entry Table can not be
read or written. Any transmission/reception currently in progress is abruptly
aborted.
1 = The MC68EN302 Ethernet controller operates normally
4.1.2 ETHERNET DMA CONFIGURATION STATUS REGISTER (EDMA)
The EDMA register allows user control of the DMA unit and may be written only when the
ETHER_EN bit in the ECNTRL register is cleared. This register is cleared by a hardware
reset.
BDERR 6–0—Buffer descriptor error number.
15
14
13
12
11
10
98765432
1
0
0000000000000
GTS
ETHER_EN
RESET
15
14
13
12
11
10
9
8
7
6
5
43210
BDERR<6:0>
0
BDSIZE<1:0>
TSRLY
WMRK<1:0>
BLIM<2:0>
相關(guān)PDF資料
PDF描述
MC68302PV33C 4 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP144
SPAK302PV16VC 4 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP144
SPAK302FC25C 4 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP132
MC68EN360EM25 7 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP240
MC68EN360FE33 RISC MICROCONTROLLER, CQFP240
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MC68EN360AI25L 功能描述:微處理器 - MPU QUICC ETHRN RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時(shí)鐘頻率:536 MHz 程序存儲(chǔ)器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-324
MC68EN360AI25VL 功能描述:微處理器 - MPU QUICC ETHRN RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時(shí)鐘頻率:536 MHz 程序存儲(chǔ)器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-324
MC68EN360AI33L 功能描述:微處理器 - MPU QUICC ETHRN RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時(shí)鐘頻率:536 MHz 程序存儲(chǔ)器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-324
MC68EN360CAI25L 功能描述:微處理器 - MPU QUICC ETHRN RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時(shí)鐘頻率:536 MHz 程序存儲(chǔ)器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-324
MC68EN360CEM25C 制造商: 功能描述: 制造商:undefined 功能描述: