參數(shù)資料
型號: MC68EN302PV25BT
廠商: FREESCALE SEMICONDUCTOR INC
元件分類: 微控制器/微處理器
英文描述: 4 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP144
封裝: 20 X 20 MM, 1.40 MM HEIGHT, 0.50 MM PITCH, PLASITC, LQFP-144
文件頁數(shù): 109/128頁
文件大?。?/td> 641K
代理商: MC68EN302PV25BT
Applications
6-2
MC68EN302 REFERENCE MANUAL
MOTOROLA
and the pin muxing that is used in the current MC68EN302 application.
Example: Write $5400 to MBC (MFC = 5, PPE = 1).
7. IER - The interrupt extension register replaces the MOD, ET7, ET6 and ET1 bits in the
302 GIMR.
The user MUST assure that the corresponding bits in the GIMR of the
internal 302 are all written as zeros for proper functionality of the MC68EN302. The
IER is reset to $0000 which configures the interrupt input pins as IPL2–IPL0 and sets
the module bus controller interrupt to level 5.
8. CSER0–CSER3. The MC68EN302 extends the functionality of that provided by the
internal 302 core chip selects through the programming of this register. Additional
functionality includes 8-bit bus operation as well as parity checking and generation.
9. PCSR - This register controls parity operation on the MC68EN302. Also, bits 9-8 show
the result of parity on the current DRAM bank.
10. DRAM controller initialization. Assume bank 0 is to be used, parity enabled, 0 wait
states.
DRAM Configuration Register (DCR) = $0501 (Enable refresh and parity in bank 0,
allow supervisor or user access)
DRAM Refresh Register (DRFRSH) = $0000 (Refresh every 4096 system clocks)
DRAM Base Address Registers
DBA0 = desired DRAM base address and size, bit 0 = 1
DBA1 = $0000 (reset value)
To ensure correct parity, write $0000 to each memory location used before running
other code.
11. Ethernet Controller Initialization. In this example the Ethernet Controller is initialized to
perform internal loopback of one frame. The received frame buffer will be 4 bytes
longer than the transmit buffer due to the CRC being appended by hardware.
ECNTRL = $0001 (Release RESET to the Ethernet Controller)
EDMA = $000B
WMRK = 01 (16 bytes)
BLIM = 011 (max DMA burst length of 8 bus transactions (16 bytes of data))
EMRBLR = $0600 (1536 bytes, this allows receiving a max size frame into a single
buffer).
IVEC = $0140
VG = 1 (bit 1–bit 0 of the interrupt vector will be modified).
INV7–INV0 = 40
INTR_MASK = $07BC (all interrupts enabled except BackOffDone, TransmitBuffer
and ReceiveBuffer).
ECNFIG = $0001 (enable internal loopback).
ETHER_TEST = $0000
相關(guān)PDF資料
PDF描述
MC68302PV33C 4 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP144
SPAK302PV16VC 4 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP144
SPAK302FC25C 4 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP132
MC68EN360EM25 7 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP240
MC68EN360FE33 RISC MICROCONTROLLER, CQFP240
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MC68EN360AI25L 功能描述:微處理器 - MPU QUICC ETHRN RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:536 MHz 程序存儲器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-324
MC68EN360AI25VL 功能描述:微處理器 - MPU QUICC ETHRN RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:536 MHz 程序存儲器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-324
MC68EN360AI33L 功能描述:微處理器 - MPU QUICC ETHRN RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:536 MHz 程序存儲器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-324
MC68EN360CAI25L 功能描述:微處理器 - MPU QUICC ETHRN RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:536 MHz 程序存儲器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-324
MC68EN360CEM25C 制造商: 功能描述: 制造商:undefined 功能描述: