參數資料
型號: MC68EN302PV25BT
廠商: FREESCALE SEMICONDUCTOR INC
元件分類: 微控制器/微處理器
英文描述: 4 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP144
封裝: 20 X 20 MM, 1.40 MM HEIGHT, 0.50 MM PITCH, PLASITC, LQFP-144
文件頁數: 68/128頁
文件大小: 641K
代理商: MC68EN302PV25BT
ETHERNET Controller
MOTOROLA
MC68EN302 REFERENCE MANUAL
4-5
of space to be available in the transmit FIFO prior to beginning a DMA burst into the
MC68EN302 transmit FIFO. WMRK is typically set to 16.
WMRK1–WMRK0, when used in conjunction with BLIM2–BLIM0, allows the system
designer to configure the MC68EN302 device for expected bus latency.
BLIM2–BLIM0—Burst Limit. (R/W)
BLIM2–BLIM0 controls the maximum length of a DMA burst in accesses from the bus
interface unit. BLIM is typically set to 8 for 16 bit systems.
000 = 1 Access
001 = 2 Accesses
010 = 4 Accesses
011 = 8 Accesses
100 = 16 Accesses
101 = 32 Accesses
110 = 64 Accesses
111 = Unlimited
4.1.3 ETHERNET MAXIMUM RECEIVE BUFFER LENGTH (EMRBLR)
The EMRBLR register determines the maximum size of all receive buffers. Because the
maximum frame is limited to 1518, only bits 10–0 are written by the user. The value written
into the maximum receive buffer length register must account for the receive CRC which is
always written into the last receive buffer. To allow one maximum size frame per buffer,
EMRBLR must be set to 0000010111101110 or larger. The EMRBLR must be evenly
divisible by 2. To ensure this, bit 0 is forced low. Only non-zero values are considered to be
valid, therefore this register should be written after reset, but before Ethernet operation is
enabled. All implemented bits are R/W. This register is cleared upon a hardware reset.
5–11—Reserved.
Should be written to zero by the host processor. These bits are always read as zero.
MRBL—Maximum receive buffer length.
Must be programmed to a non-zero value for operation.
0—Reserved.
Must be written as zero by the host processor. This bit is always read as zero.
15
14
13
12
11
10
9876543210
00000
MAXIMUM RECEIVE BUFFER LENGTH
0
相關PDF資料
PDF描述
MC68302PV33C 4 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP144
SPAK302PV16VC 4 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP144
SPAK302FC25C 4 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP132
MC68EN360EM25 7 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP240
MC68EN360FE33 RISC MICROCONTROLLER, CQFP240
相關代理商/技術參數
參數描述
MC68EN360AI25L 功能描述:微處理器 - MPU QUICC ETHRN RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數據總線寬度:32 bit 最大時鐘頻率:536 MHz 程序存儲器大小:32 KB 數據 RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-324
MC68EN360AI25VL 功能描述:微處理器 - MPU QUICC ETHRN RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數據總線寬度:32 bit 最大時鐘頻率:536 MHz 程序存儲器大小:32 KB 數據 RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-324
MC68EN360AI33L 功能描述:微處理器 - MPU QUICC ETHRN RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數據總線寬度:32 bit 最大時鐘頻率:536 MHz 程序存儲器大小:32 KB 數據 RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-324
MC68EN360CAI25L 功能描述:微處理器 - MPU QUICC ETHRN RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數據總線寬度:32 bit 最大時鐘頻率:536 MHz 程序存儲器大小:32 KB 數據 RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-324
MC68EN360CEM25C 制造商: 功能描述: 制造商:undefined 功能描述: