- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1935 > MAX11043ATL+T (Maxim Integrated Products)IC ADC 16BIT W/DAC 40-TQFN-EP PDF資料下載
參數(shù)資料
| 型號(hào)： | MAX11043ATL+T |
| 廠商： | Maxim Integrated Products |
| 文件頁數(shù)： | 8/33頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC ADC 16BIT W/DAC 40-TQFN-EP |
| 產(chǎn)品培訓(xùn)模塊： | Lead (SnPb) Finish for COTS Obsolescence Mitigation Program |
| 標(biāo)準(zhǔn)包裝： | 2,500 |
| 類型： | ADC，DAC |
| 分辨率（位）： | 16 b |
| 采樣率（每秒）： | 9.6M |
| 數(shù)據(jù)接口： | 串行 |
| 電壓電源： | 模擬和數(shù)字 |
| 電源電壓： | 3 V ~ 3.6 V |
| 工作溫度： | -40°C ~ 125°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 40-WFQFN 裸露焊盤 |
| 供應(yīng)商設(shè)備封裝： | 40-TQFN-EP（6x6） |
| 包裝： | 帶卷 (TR) |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁當(dāng)前第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁
MAX11043
4-Channel, 16-Bit, Simultaneous-Sampling ADCs
with PGA, Filter, and 8-/12-Bit Dual-Stage DAC
16
Maxim Integrated
Reference (REFBP)
The MAX11043 features an internal 2.5V bandgap ref-
erence. Bypass REFBP with a 1F capacitor or power
down the buffer amplifier and drive REFBP with an
external reference. In internal reference mode, REFBP
provides the main reference voltage for the MAX11043.
Refer to www.maximintegrated.com/references for a
list of available precision references.
In addition to the integrated main reference, there are
seven separate references derived from REFBP, one for
each ADC channel, one for the coarse DAC, and two
(one high and one low) for the fine DAC. When using
the main reference, bypass each of the references with
a 1F capacitor or set the appropriate bits (7–0), in the
reference (10h) register, to power down the references
and drive externally. Use external references capable
of driving a 700A or total load.
Clock Sources
The MAX11043 features an internal 16MHz oscillator
that supports either an external crystal or ceramic res-
onator. For highest performance, set bit 15 in the con-
figuration register to 1 and use an external clock (EX
clock) source, up to 40MHz, to drive OSCIN. A pro-
grammable clock divider divides the EX clock by 2, 3,
4, or 6 to generate the ADC sample clock. The system
clock, used for all digital timing, is twice the ADC sam-
ple clock. Ensure that the minimum EX clock high or
low time is greater than 25ns when using the divide-by-
2 or divide-by-3 mode.
The system clock, used for all internal timing, is derived
from the clock divider setting and the input clock.
For optimal performance, derive the SPI clock and sys-
tem clock from the same source.
Power Saving
The MAX11043 features an active-high power-down
input, as well as an SPI-controlled power-down bit that
places the MAX11043 in low-power mode. In addition,
the MAX11043 features an independent, SPI-controlled,
power-down for each ADC channel, the DAC, and the
oscillator. See the
Configuration Register (08h) section
for more details.
Serial Communication
The SPI-compatible interface allows synchronous serial
data transfers up to 40Mbps. The bandwidth is divided
between the DACs and the ADC. Maximum conversion
throughput depends on which read commands are
used. The highest conversion rates are obtained by
using the scan mode. The second highest rate is
obtained by reading concatenated registers. The slow-
est method is to read the results individually.
Configure the SPI master for SCLK to idle low (SCLK is
low when CS is asserted). The data at DIN is latched on
the rising edge of SCLK. Data at DOUT transitions
immediately after the rising edge of SCLK.
All SPI transactions start with a command byte. The
command byte selects the address of the register and
the mode of operation (read/write).
BIT 7
BIT 6
BIT 5
BIT 4
BIT 3
BIT 2
BIT 1
BIT 0
START
ADR4
ADR3
ADR2
ADR1
ADR0
R/
W
0
SPI Command Byte
START<7>: Start bit. This bit must be 0 for normal
operation.
ADR_<6:2>: Device register address bits. See the reg-
ister map in Table 2.
R/
W<1>: Read/write bit. 1 = read from device. 0 = write
to device.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MAX11359AETL+T | IC DAS SYSTEM 16BIT 40-TQFN |
| MAX115CAX+ | IC DAS SYSTEM 12BIT 36-SSOP |
| MAX1221BETX+T | IC ADC/DAC 12BIT W/FIFO 36TQFNEP |
| MAX1257BETM+T | IC ADC/DAC 12BIT 48-TQFN |
| MAX125CCAX+D | IC DAS 14BIT 2X4CH 36-SSOP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MAX11044 | 制造商:MAXIM 制造商全稱:Maxim Integrated Products 功能描述:4-/6-/8-Channel, 16-Bit, Simultaneous-Sampling ADCs |
| MAX11044_10 | 制造商:MAXIM 制造商全稱:Maxim Integrated Products 功能描述:4-/6-/8-Channel, 16-Bit, Simultaneous-Sampling ADCs |
| MAX11044_11 | 制造商:MAXIM 制造商全稱:Maxim Integrated Products 功能描述:4-/6-/8-Channel, 16-/14-Bit, Simultaneous-Sampling ADCs |
| MAX11044_12 | 制造商:MAXIM 制造商全稱:Maxim Integrated Products 功能描述:4-/6-/8-Channel, 16-/14-Bit, Simultaneous-Sampling ADCs |
| MAX11044BECB+ | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC MAX11044BECB+ RoHS:否 制造商:Maxim Integrated 通道數(shù)量: 結(jié)構(gòu): 轉(zhuǎn)換速率: 分辨率: 輸入類型: 信噪比: 接口類型: 工作電源電壓: 最大工作溫度: 安裝風(fēng)格: 封裝 / 箱體: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。