- 您現(xiàn)在的位置：買賣IC網 > PDF目錄1935 > MAX11043ATL+T (Maxim Integrated Products)IC ADC 16BIT W/DAC 40-TQFN-EP PDF資料下載
參數(shù)資料
| 型號： | MAX11043ATL+T |
| 廠商： | Maxim Integrated Products |
| 文件頁數(shù)： | 18/33頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC ADC 16BIT W/DAC 40-TQFN-EP |
| 產品培訓模塊： | Lead (SnPb) Finish for COTS Obsolescence Mitigation Program |
| 標準包裝： | 2,500 |
| 類型： | ADC，DAC |
| 分辨率（位）： | 16 b |
| 采樣率（每秒）： | 9.6M |
| 數(shù)據(jù)接口： | 串行 |
| 電壓電源： | 模擬和數(shù)字 |
| 電源電壓： | 3 V ~ 3.6 V |
| 工作溫度： | -40°C ~ 125°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 40-WFQFN 裸露焊盤 |
| 供應商設備封裝： | 40-TQFN-EP（6x6） |
| 包裝： | 帶卷 (TR) |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁當前第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁
MAX11043
4-Channel, 16-Bit, Simultaneous-Sampling ADCs
with PGA, Filter, and 8-/12-Bit Dual-Stage DAC
25
Maxim Integrated
Flash Data In Register (1Ah)
Write allowed only if flash busy bit is zero.
This is a 16-bit register that contains the data for a flash
write operation. Default = 0.
Flash Data Out Register (1Bh)
This is a read-only register. Data is valid only if flash
busy is zero.
This is a 16-bit register that contains the data for a flash
read operation.
Flash and C-RAM Register Map
The flash memory consists of 2048 words by 16 bits. The
3 MSBs of the flash address select one of eight pages of
256 words each. Page zero contains the default filter
coefficients for channels A and B. Page one contains the
default filter coefficients for channels C and D. Use
pages two and three for the coefficients of custom filters.
When the first word on page two contains a nonzero
value, the MAX11043 loads these pages into C-RAM at
power-up instead of the default values from pages zero
and one. Flash pages zero and one include trim data.
Unique trim data optimizes the performance of each
MAX11043. Coefficients for the stage 1 filters and ADC
gain are individually programmed at the factory to com-
pensate for manufacturing variations in the analog por-
tion of the IC. These coefficients vary depending on the
PGA gain setting and if the analog equalizer is used. To
allow for these different modes, several sets of stage 1
coefficients are stored in flash. Bits in the CONGIF reg-
ister select which set of stage 1 coefficients are used.
Table 3 shows the C-RAM addresses used for each
CONFIG setting. To maintain optimum performance
when using custom filters, copy the trim data from flash
pages zero and one to the corresponding locations in
flash pages two and three or to C-RAM when writing
directly to C-RAM.
For custom filters, use stages 2–7 first, and only change
the stage 1 coefficients when all seven stages require
customization.
To load the coefficients directly to C-RAM, create a 32-
bit data word by concatenating the data in adjacent
flash locations as shown in Table 3. The C-RAM
addresses below are for channel A; for channel B add
40h, for channel C add 80h, and for channel D add C0h.
Multiple addresses exist for some stage 1 filter coeffi-
cients as shown in Table 4. The address accessed by
the filter depends on the configuration bits as shown in
Table 3.
STAGE 1 COEFFICIENT ADDRESS
EQ
PDPGA
MODG
PGAG
EQ filter stage 1 (C-RAM address 03h–05h)
1
0
XX
X
LP filter for ADC gain of 1, 2, and 4; stage 1 (C-RAM address 1Dh–1Fh)
X
1
XX
X
LP filter for ADC gain of 8; stage 1 (C-RAM address 3Dh–3Fh)
0
00
0
LP filter for ADC gain of 16; stage 1 (C-RAM address 23h–25h)
0
XX
1
Table 3. Stage 1 Filter Selection
C-RAM
ADDRESS
FLASH
ADDRESS
MSB FOR C-RAM
LSB FOR C-RAM
00h
—
Not used
00h
01h*
EQ gain trim for gain = 1
—
02h
—
Not used
01h
03h
User trim for EQ gain, default = 2000h
—
04h
—
Not used
02h
05h
Not used
—
06h*
—
EQ filter gain for filter stage 1
03h
07h*
EQ filter coefficient -A2 for filter stage 1
—
Table 4. C-RAM and Flash Memory Map for Channel A Flash Page One*
*
For channel B add 80h, for channel C add 100h, and for channel D add 180h. To write to pages two and three of flash, add 200h to
these values.
相關PDF資料 |
PDF描述 |
|---|---|
| MAX11359AETL+T | IC DAS SYSTEM 16BIT 40-TQFN |
| MAX115CAX+ | IC DAS SYSTEM 12BIT 36-SSOP |
| MAX1221BETX+T | IC ADC/DAC 12BIT W/FIFO 36TQFNEP |
| MAX1257BETM+T | IC ADC/DAC 12BIT 48-TQFN |
| MAX125CCAX+D | IC DAS 14BIT 2X4CH 36-SSOP |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| MAX11044 | 制造商:MAXIM 制造商全稱:Maxim Integrated Products 功能描述:4-/6-/8-Channel, 16-Bit, Simultaneous-Sampling ADCs |
| MAX11044_10 | 制造商:MAXIM 制造商全稱:Maxim Integrated Products 功能描述:4-/6-/8-Channel, 16-Bit, Simultaneous-Sampling ADCs |
| MAX11044_11 | 制造商:MAXIM 制造商全稱:Maxim Integrated Products 功能描述:4-/6-/8-Channel, 16-/14-Bit, Simultaneous-Sampling ADCs |
| MAX11044_12 | 制造商:MAXIM 制造商全稱:Maxim Integrated Products 功能描述:4-/6-/8-Channel, 16-/14-Bit, Simultaneous-Sampling ADCs |
| MAX11044BECB+ | 功能描述:模數(shù)轉換器 - ADC MAX11044BECB+ RoHS:否 制造商:Maxim Integrated 通道數(shù)量: 結構: 轉換速率: 分辨率: 輸入類型: 信噪比: 接口類型: 工作電源電壓: 最大工作溫度: 安裝風格: 封裝 / 箱體: |
發(fā)布緊急采購，3分鐘左右您將得到回復。