參數(shù)資料
型號(hào)： MAX11043ATL+T
廠商： Maxim Integrated Products
文件頁(yè)數(shù)： 5/33頁(yè)
文件大?。?/td> 0K
描述： IC ADC 16BIT W/DAC 40-TQFN-EP
產(chǎn)品培訓(xùn)模塊： Lead (SnPb) Finish for COTS
Obsolescence Mitigation Program
標(biāo)準(zhǔn)包裝： 2,500
類(lèi)型： ADC，DAC
分辨率（位）： 16 b
采樣率（每秒）： 9.6M
數(shù)據(jù)接口： 串行
電壓電源： 模擬和數(shù)字
電源電壓： 3 V ~ 3.6 V
工作溫度： -40°C ~ 125°C
安裝類(lèi)型： 表面貼裝
封裝/外殼： 40-WFQFN 裸露焊盤(pán)
供應(yīng)商設(shè)備封裝： 40-TQFN-EP（6x6）
包裝： 帶卷 (TR)
MAX11043
4-Channel, 16-Bit, Simultaneous-Sampling ADCs
with PGA, Filter, and 8-/12-Bit Dual-Stage DAC
13
Maxim Integrated
modulator running at 9.6Msps. Operating the modulator
at a lower sample rate causes a proportional reduction
in the frequency response of the sinc 5 filter. The total
attenuation of the MAX11043 is the sum of the analog
filtering, the sinc 5 filter, and the seven stages of pro-
grammable filters.
Equalizer (EQ)
The EQ matches the frequency/gain characteristics of
CW-chirp radar systems where the distance to the tar-
get is proportional to the measured frequency. Distant
targets not only have a higher frequency, they have a
weaker signal. Hence, higher frequencies need more
amplification than lower frequencies. The EQ provides
gain proportional to frequencies up to 190kHz, at which
point the gain rolls off at 80dB/decade.
The EQ consists of an analog section in the PGA and a
digital EQ created from the biquad filters. The analog
EQ (PGA) provides 20dB/decade of gain and the
default digital EQ provides an additional 20dB/decade
of gain. Together they provide 40dB/decade of gain up
to 190kHz with a gain of 0dB at 5kHz.
Variations in the manufacturing process affect the gain
and phase of the analog filter. Compensation for these
variations include adjustments to the digital filter during
the manufacture of the MAX11043. Use the analog and
digital EQs together for optimal performance.
Conversion and ADC Reading
Drive CONVRUN high to initiate a continuous conver-
sion on all 4 channels. Keep CONVRUN high for the
entire conversion process. Do not pulse CONVRUN.
EOC asserts low when new data is available. Initiate a
data read prior to the next rising edge of EOC or the
result is overwritten. EOC asserts high upon read com-
pletion of all active channels. Use ConfigA, ConfigB,
ConfigC, and ConfigD registers to read single channel
data. Concatenated data is available in the ADCAB,
ADCCD, and ADCABCD registers. Use concatenated
registers to ensure simultaneous results are read. See
the
Register Functions section for more details.
A software-selectable scan mode automatically sends
the result from selected channels following the CS
falling edge and allows other registers to be simultane-
ously updated. To enable scan mode, set SCHAN_ bits
high. See the
Configuration Register (08h) section for a
detailed description. The ADC output is presented in
two’s complement format (Figure 3).
Digital Filter
Seven cascaded, individually configurable, 2nd-order
filter elements make up the digital filter. Figure 4 shows
the structure of a single filter section. Configure these
elements as LP, BP, HP, or all pass (AP) filters with
optional rectification. Filter configuration is transferred
from the flash to coefficient RAM (C-RAM) on power-up.
Store custom filters permanently in the flash or write
directly to C-RAM each time on power-up. Two sepa-
rate sets of programmable coefficients exist for each
filter. Dual coefficient sets allow rapid filter reconfigura-
tion. These filter coefficients are programmed to LP and
EQ modes at the factory. Multiple flash memory pages
exist so that custom filters can be created while pre-
serving factory-programmed filter coefficients.
SINC 5 FILTER AT 9.6Msps
MAX11043
fig02
FREQUENCY (kHz)
ATTENUATION
(dB)
1600
1200
800
400
-100
-80
-60
-40
-20
0
-120
0
2000
Figure 2. Sinc 5 Filter Frequency Response
0
+1
+FS
-1
-FS
1000 0000 0000 0000
1000 0000 0000 0001
1000 0000 0000 0010
INPUT VOLTAGE (LSB)
B
INA
RY
O
UT
P
UT
CO
DE
0111 1111 1111 1101
0111 1111 1111 1110
0111 1111 1111 1111
0000 0000 0000 0000
0000 0000 0000 0001
1111 1111 1111 1111
Figure 3. Two’s Complement Transfer Function
相關(guān)PDF資料
PDF描述
MAX11359AETL+T IC DAS SYSTEM 16BIT 40-TQFN
MAX115CAX+ IC DAS SYSTEM 12BIT 36-SSOP
MAX1221BETX+T IC ADC/DAC 12BIT W/FIFO 36TQFNEP
MAX1257BETM+T IC ADC/DAC 12BIT 48-TQFN
MAX125CCAX+D IC DAS 14BIT 2X4CH 36-SSOP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MAX11044 制造商:MAXIM 制造商全稱(chēng):Maxim Integrated Products 功能描述:4-/6-/8-Channel, 16-Bit, Simultaneous-Sampling ADCs
MAX11044_10 制造商:MAXIM 制造商全稱(chēng):Maxim Integrated Products 功能描述:4-/6-/8-Channel, 16-Bit, Simultaneous-Sampling ADCs
MAX11044_11 制造商:MAXIM 制造商全稱(chēng):Maxim Integrated Products 功能描述:4-/6-/8-Channel, 16-/14-Bit, Simultaneous-Sampling ADCs
MAX11044_12 制造商:MAXIM 制造商全稱(chēng):Maxim Integrated Products 功能描述:4-/6-/8-Channel, 16-/14-Bit, Simultaneous-Sampling ADCs
MAX11044BECB+ 功能描述:模數(shù)轉(zhuǎn)換器 - ADC MAX11044BECB+ RoHS:否 制造商:Maxim Integrated 通道數(shù)量: 結(jié)構(gòu): 轉(zhuǎn)換速率: 分辨率: 輸入類(lèi)型: 信噪比: 接口類(lèi)型: 工作電源電壓: 最大工作溫度: 安裝風(fēng)格: 封裝 / 箱體:
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*