參數(shù)資料
型號(hào)： M68LC302CPU16VCT
廠商： FREESCALE SEMICONDUCTOR INC
元件分類： 微控制器/微處理器
英文描述： 4 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP100
封裝： 14 X 14 MM, 1.40 MM HEIGHT, 0.50 MM PITCH, PLASITC, LQFP-100
文件頁(yè)數(shù)： 96/128頁(yè)
文件大?。?/td> 641K
代理商： M68LC302CPU16VCT
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)當(dāng)前第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)
Table of Contents
Paragraph
Title
Page
Number
viii
MC68EN302 USER’S MANUAL
MOTOROLA
3.6.2
Read and Write Cycle Operation ............................................................ 3-4
3.7
Refresh Operation................................................................................... 3-5
3.8
DRAM Controller I/O ............................................................................... 3-6
3.8.1
Control Signal Pins ................................................................................. 3-6
3.8.2
Column Address Strobes (CAS1–CAS0)................................................ 3-6
3.8.3
Row Address Strobes (RAS1–RAS0) ..................................................... 3-6
3.8.4
DRAM Read/Write (DRAMRW) .............................................................. 3-6
3.8.5
Address Mux (AMUX) ............................................................................. 3-7
3.8.6
Parity (PARITY1–PARITY0) ................................................................... 3-7
3.8.7
Muxing Scheme ...................................................................................... 3-7
Section 4
ETHERNET Controller
4.1
Register Description.................................................................................4-2
4.1.1
Ethernet Control Register (ECNTRL).......................................................4-3
4.1.2
Ethernet DMA Configuration Status Register (EDMA).............................4-3
4.1.3
Ethernet Maximum Receive Buffer Length (EMRBLR)............................4-5
4.1.4
Interrupt Vector Register (IVEC) ..............................................................4-6
4.1.5
Interrupt Event Register (INTR_EVENT) .................................................4-6
4.1.6
Interrupt Mask Register (INTR_MASK)....................................................4-8
4.1.7
Ethernet Configuration (ECNFIG) ............................................................4-9
4.1.8
Ethernet Test (ETHER_TEST)...............................................................4-10
4.1.9
AR Control Register (AR_CNTRL).........................................................4-11
4.2
Ethernet Buffer Descriptors....................................................................4-12
4.2.1
Ethernet Receive Buffer Descriptor (Rx BD)..........................................4-13
4.2.2
Ethernet Transmit Buffer Descriptor ......................................................4-16
4.3
DMA and Buffer Descriptor Logic ..........................................................4-18
4.3.1
Buffer Descriptor Logic ..........................................................................4-18
4.3.2
DMA Logic .............................................................................................4-19
4.4
Transmit and Receive FIFOs .................................................................4-19
4.4.1
Transmit FIFO........................................................................................4-19
4.4.2
Receive FIFO.........................................................................................4-20
4.5
Ethernet Protocol Logic..........................................................................4-20
4.5.1
Ethernet Transmit ..................................................................................4-20
4.5.2
Ethernet Receive ...................................................................................4-21
4.5.3
Ethernet Loopback.................................................................................4-22
4.6
Ethernet AR (Address Recognition).......................................................4-22
4.6.1
Buffer Descriptor Modification................................................................4-23
4.6.2
Writing Addresses into Tables ...............................................................4-25
4.6.3
Reading Addresses from Tables............................................................4-27
Section 5
Signal Descriptions
5.1
Pin/Signal Combinations..........................................................................5-1
5.2
MC68EN302/MC68302 Common Signals ...............................................5-4
5.3
MC68302 Signals Removed or Redefined...............................................5-5
相關(guān)PDF資料
PDF描述
MC68LC302PU20VCT 4 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP100
MC68302CPV16VC 4 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP144
MC68LC302PU20VCT 4 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP100
MC68EN302CPV20BT 4 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP144
MC68302FC20CR2 4 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP132
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
M68LC302CPU20VCT 功能描述:IC MPU NETWORK 20MHZ 100-LQFP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微處理器 系列:M683xx 標(biāo)準(zhǔn)包裝:2 系列:MPC8xx 處理器類型:32-位 MPC8xx PowerQUICC 特點(diǎn):- 速度:133MHz 電壓:3.3V 安裝類型:表面貼裝 封裝/外殼:357-BBGA 供應(yīng)商設(shè)備封裝:357-PBGA（25x25） 包裝:托盤(pán)
M68LGL061X 制造商:Panasonic Industrial Company 功能描述:SUB ONLY CRT
M68LGL061XA 制造商:Panasonic Industrial Company 功能描述:CRT OR M68LGL061X
M68LNK161X 制造商:Panasonic Industrial Company 功能描述:CRT
M68LUQ085X 制造商:Panasonic Industrial Company 功能描述:CRT
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*