參數(shù)資料
型號: M68LC302CPU16VCT
廠商: FREESCALE SEMICONDUCTOR INC
元件分類: 微控制器/微處理器
英文描述: 4 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP100
封裝: 14 X 14 MM, 1.40 MM HEIGHT, 0.50 MM PITCH, PLASITC, LQFP-100
文件頁數(shù): 51/128頁
文件大?。?/td> 641K
代理商: M68LC302CPU16VCT
MC68EN302 Module Bus Controller
2-12
MC68EN302 REFERENCE MANUAL
MOTOROLA
2.10.4 Parity Pin Enable
During hardware reset, the parity pin enable bit (PPE) in the MBC register (see 2.4 Module
Bus Control (MBCTL)) is cleared, which results in the parity pins becoming inputs. Each of
the three pins is sampled for a different function, as shown in Table 2-5. After exiting
hardware reset, these pins are sampled to determine chip functions. Pullup or pulldown
resistors are required for presetting the desired state if the parity pins are to be later
programmed as input/output pins. After hardware reset, the PPE bit can be set to enable the
parity pins as outputs. The PPE bit should be set to enable parity even on reads.
2.11 INTERRUPT SUPPORT
All module bus and module bus controller interrupts are at level 5 or at level 3 if MIL is set
(See 2.5 Interrupt Extension Register (IER)). There are two sources of interrupts in the MBC:
One is the Ethernet controller; the second source is the parity error interrupt. The parity error
interrupt is the higher priority of the two. If an interrupt acknowledge cycle is generated when
both interrupts are asserted, the MBC responds to the parity error interrupt by driving its
vector onto the internal 68000 bus. Only after the parity error interrupt is cleared will the
Ethernet controller respond to an IACK cycle.
In order to accommodate an additional interrupt source within the MC68EN302, an
additional Interrupt Mode (IMOD) bit is provided in the MBC. This bit configures the Interrupt
pins as IRQ or IPL lines. This replaces the MOD bit in the Global Interrupt Mode Register
(GIMR). This means that the existing MOD bit in the Global Interrupt Mode Register (GIMR)
must always remain at zero. The IMOD bit in the IER register duplicates this function in the
MBC.
Since the MBC generates a level 5 (or level 3) interrupt, and there is no way to resolve IACK
conflicts with the external circuitry, a level 5 (or level 3) interrupt should not be asserted
externally. Figure 2-8 summarizes the interrupt configuration and priorities.
Table 2-5. Parity Pin Enable Operation
PPE = 0
PIN FUNCTION
PPE = 1
PIN FUNCTION
DISCPU
PARITY0
BUSW
PARITY1
THREES
PARITYE
相關PDF資料
PDF描述
MC68LC302PU20VCT 4 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP100
MC68302CPV16VC 4 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP144
MC68LC302PU20VCT 4 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP100
MC68EN302CPV20BT 4 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP144
MC68302FC20CR2 4 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP132
相關代理商/技術參數(shù)
參數(shù)描述
M68LC302CPU20VCT 功能描述:IC MPU NETWORK 20MHZ 100-LQFP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微處理器 系列:M683xx 標準包裝:2 系列:MPC8xx 處理器類型:32-位 MPC8xx PowerQUICC 特點:- 速度:133MHz 電壓:3.3V 安裝類型:表面貼裝 封裝/外殼:357-BBGA 供應商設備封裝:357-PBGA(25x25) 包裝:托盤
M68LGL061X 制造商:Panasonic Industrial Company 功能描述:SUB ONLY CRT
M68LGL061XA 制造商:Panasonic Industrial Company 功能描述:CRT OR M68LGL061X
M68LNK161X 制造商:Panasonic Industrial Company 功能描述:CRT
M68LUQ085X 制造商:Panasonic Industrial Company 功能描述:CRT