參數(shù)資料
型號(hào): M68LC302CPU16VCT
廠商: FREESCALE SEMICONDUCTOR INC
元件分類: 微控制器/微處理器
英文描述: 4 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP100
封裝: 14 X 14 MM, 1.40 MM HEIGHT, 0.50 MM PITCH, PLASITC, LQFP-100
文件頁數(shù): 127/128頁
文件大?。?/td> 641K
代理商: M68LC302CPU16VCT
IEEE 1149.1 (JTAG) Test Access Port
MOTOROLA
7-13
7.4.1 EXTEST
The external test (EXTEST) instruction selects the 163-bit boundary scan register.
By using the TAP, the register is capable of a) scanning user-defined values into the output
buffers, b) capturing values presented to input pins, c) controlling the direction of bidirec-
tional pins, and d) controlling the output drive of three-stateable output pins. For more details
on the function and use of EXTEST, refer to the IEEE 1149.1 document.
7.4.2 SAMPLE/PRELOAD
The SAMPLE/PRELOAD instruction provides two separate functions. First, it provides a
means to obtain a snapshot of system data and control signals. The snapshot occurs on the
rising edge of TCK in the capture-DR controller state. The data can be observed by shifting
it transparently through the boundary scan register.
NOTE
Since there is no internal synchronization between the scan
chain clock (TCK) and the system clock (CLKO), the user must
provide some form of external synchronization to achieve mean-
ingful results.
The second function of SAMPLE/PRELOAD is to initialize the boundary scan register output
cells prior to selection of EXTEST. This initialization ensures that known data will appear on
the outputs when entering the EXTEST instruction.
7.4.3 BYPASS
The BYPASS instruction selects the single-bit bypass register as shown in Figure 7-11. This
creates a shift register path from TDI to the bypass register and, finally, to TDO, circumvent-
ing the 163-bit boundary scan register. This instruction is used to enhance test efficiency
when a component other than the MC68EN302 becomes the device under test.
Figure 7-11. Bypass Register
When the bypass register is selected by the current instruction, the shift register stage is set
to a logic zero on the rising edge of TCK in the capture-DR controller state. Therefore, the
first bit to be shifted out after selecting the bypass register will always be a logic zero.
1
Mux
G1
C
D
TO TDO
FROM TDI
0
SHIFT DR
相關(guān)PDF資料
PDF描述
MC68LC302PU20VCT 4 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP100
MC68302CPV16VC 4 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP144
MC68LC302PU20VCT 4 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP100
MC68EN302CPV20BT 4 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP144
MC68302FC20CR2 4 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP132
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
M68LC302CPU20VCT 功能描述:IC MPU NETWORK 20MHZ 100-LQFP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微處理器 系列:M683xx 標(biāo)準(zhǔn)包裝:2 系列:MPC8xx 處理器類型:32-位 MPC8xx PowerQUICC 特點(diǎn):- 速度:133MHz 電壓:3.3V 安裝類型:表面貼裝 封裝/外殼:357-BBGA 供應(yīng)商設(shè)備封裝:357-PBGA(25x25) 包裝:托盤
M68LGL061X 制造商:Panasonic Industrial Company 功能描述:SUB ONLY CRT
M68LGL061XA 制造商:Panasonic Industrial Company 功能描述:CRT OR M68LGL061X
M68LNK161X 制造商:Panasonic Industrial Company 功能描述:CRT
M68LUQ085X 制造商:Panasonic Industrial Company 功能描述:CRT