![](http://datasheet.mmic.net.cn/30000/M30855FHTGP_datasheet_2359399/M30855FHTGP_523.png)
REVISION HISTORY
Rev.
Date
Description
Page
Summary
C-6
M32C/85 Group(M32C/85, M32C/85T) Hardware Manual
284
21.3.1 Single-Phase Waveform Output Mode modified
285
Figure 21.16 Single-Phase Waveform Output Mode modified
287
Figure 21.17 Phase-Delayed Waveform Output Mode modified
288
21.3.3 Set/Reset Waveform Output modified
289
Figure 21.18 SR Waveform Output Mode modified
291
Figure 21.20 G0CR to G1CR Registers TXEPT bit in the G0CR register and b3
modified
293
Figure 21.22 G0MR to G1MR Registers b4 bit in the G1MR register changed
to the PRY bit; b5 bit in the G1MR register changed to the PRYE bit
294
Figure 21.23 G0EMR to G1EMR Registers Note 1 added to the G0EMR register;
Note 2 modified
295
Figure 21.24 G0ETC to G1ETC Registers b0 to b2 in the G1ETC register
changed to RO bits; b3 changed to a RW bit; Note 1 added
297
Figure 21.26 G0IRF Register Note 1 and 2 added; b0 to b1, and b3 changed to
RW bits
298
Figure 21.27 G1IRF Register and G0TB to G1TB Registers b0 to b1 bits in
the G1IRF register changed to reserved bits; Note 2 modified; G1TB register
changed to G1DR register
299
Figure 21.28 G0CMP0 to GOCMP3, G1CMP0 to G1CMP3, G0MSK0 to
GOMSK1, G1MSK0 to G1MSK1, G0TCRC to G1TCRC, G0RCRC to G1RCRC
Registers Note 1 modified and Note 2 added to the G0TCRC to G1TCRC register;
Note 1 and 3 in the G0RCRC to G1RCRC register modified
300
Figure 21.29 CCS Register f1 added to clock selection: b4 to b7 bits changed
from reserved bits to bits with nothing assigned
303
Table 21.17 Pin Settings (2) PD8 register setting changed from PD8_2=0 to
PD8_0=0
308
Table 21.25 HDLC Processing Mode Specifications CRC modified
CAN Module
315
22.1.1.3 BASICCAN Bit modified
335
Figure 22.20 C0SSCTLR Register and C1SSCTLR Register Note 2 added
336
Figure 22.21 C0SSSTR Register and C1SSSTR Register Note 1 added
344
22.1.20.4 REMACITVE Bit modified
345
22.1.20.5 RSPLOCK Bit modified
Programmable I/O Port
358
23.3 Function Select Register Aj (PSj Register, j= 0 to 5, 8, 9) modified
23.4 Function Select Register B0 to B3 (PSL0 toPSL3 Registers) modified
359
23.5 Function Select Register C (PSC, PSC2, PSC3 Registers) modified
23.6 Function Select Register D (PSD1 Register) modified
23.8 Port Control Register (PCR Register) modified