- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄369814 > LPC2919 (NXP Semiconductors N.V.) ARM9 microcontroller with CAN and LIN PDF資料下載
參數(shù)資料
| 型號(hào)： | LPC2919 |
| 廠(chǎng)商： | NXP Semiconductors N.V. |
| 元件分類(lèi)： | 32位微控制器 |
| 英文描述： | ARM9 microcontroller with CAN and LIN |
| 中文描述： | 具有CAN和LIN的ARM9微控制器 |
| 文件頁(yè)數(shù)： | 44/68頁(yè) |
| 文件大?。?/td> | 384K |
| 代理商： | LPC2919 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)當(dāng)前第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)
FDIV0..6
DRAFTDRAFTDRAFTDRAFTDRAFTDRAFTD
LPC2917_19_1
NXP B.V. 2007. All rights reserved.
Preliminary data sheet
Rev. 1.01 — 15 November 2007
44 of 68
NXP Semiconductors
LPC2917/19
ARM9 microcontroller with CAN and LIN
Any output generator (except for BASE_SAFE_CLK and BASE_PCR_CLK) can be
connected to either a fractional divider (FDIV0..6) or to one of the outputs of the PLL or to
LP_OSC/crystal oscillator directly. BASE_SAFE_CLK and BASE_PCR_CLK can use only
LP_OSC as source.
The fractional dividers can be connected to one of the outputs of the PLL or directly to
LP_OSC/crystal Oscillator.
The PLL can be connected to the crystal oscillator.
In this way every output generating the base clocks can be configured to get the required
clock. Multiple output generators can be connected to the same primary or secondary
clock source, and multiple secondary clock sources can be connected to the same PLL
output or primary clock source.
Invalid selections/programming - connecting the PLL to an FDIV or to one of the PLL
outputs itself for example - will be blocked by hardware. The control register will not be
written, the previous value will be kept, although all other fields will be written with new
data. This prevents clocks being blocked by incorrect programming.
Default Clock Sources:
Every secondary clock generator or output generator is
connected to LP_OSC at reset. In this way the device runs at a low frequency after reset.
It is recommended to switch BASE_SYS_CLK to a high-frequency clock generator as
(one of) the first step(s) in the boot code after verifying that the high-frequency clock
generator is running.
Fig 13. Structure of the clock generation scheme
PLL160M
XO50M
OSC1M
Clock
outputs
clkout /
clkout120 /
clkout240
Output
Control
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LPC3180 | 16/32-bit ARM microcontroller; hardware floating-point coprocessor, USB On-The-Go, and SDRAM memory interface |
| LPC61W26X | Microcontroller |
| LPC61W49X | Microcontroller |
| LPC660AIMX | Voltage-Feedback Operational Amplifier |
| LPC660IMX | Voltage-Feedback Operational Amplifier |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LPC2919/01 | 制造商:PHILIPS 制造商全稱(chēng):NXP Semiconductors 功能描述:ARM9 microcontroller with CAN and LIN |
| LPC2919FBD144 | 制造商:NXP Semiconductors 功能描述:IC MCU 32BIT ARM968 SMD LQFP144 |
| LPC2919FBD144,551 | 功能描述:ARM微控制器 - MCU ARM968 768K FL/48K RAM LIN 2.0 RoHS:否 制造商:STMicroelectronics 核心:ARM Cortex M4F 處理器系列:STM32F373xx 數(shù)據(jù)總線(xiàn)寬度:32 bit 最大時(shí)鐘頻率:72 MHz 程序存儲(chǔ)器大小:256 KB 數(shù)據(jù) RAM 大小:32 KB 片上 ADC:Yes 工作電源電壓:1.65 V to 3.6 V, 2 V to 3.6 V, 2.2 V to 3.6 V 工作溫度范圍:- 40 C to + 85 C 封裝 / 箱體:LQFP-48 安裝風(fēng)格:SMD/SMT |
| LPC2919FBD144/01 | 制造商:NXP Semiconductors 功能描述:MCU, 32BIT, ARM968E-S, 125MHZ, LQFP-144 制造商:NXP Semiconductors 功能描述:MCU, 32BIT, ARM968E-S, 125MHZ, LQFP-144, Controller Family/Series:LPC2900, Core Size:32bit, No. of I/O's:108, Supply Voltage Min:1.71V, Supply Voltage Max:1.89V, Digital IC Case Style:LQFP, No. of Pins:144, Program Memory Size:768KB, |
| LPC2919FBD144/01/ | 制造商:NXP Semiconductors 功能描述:MCU ARM9 144LQFP |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。