參數資料
型號: LMK04001BISQE/NOPB
廠商: National Semiconductor
文件頁數: 31/65頁
文件大?。?/td> 0K
描述: IC CLOCK COND 1.5GHZ W/PLL 48LLP
標準包裝: 1
系列: PowerWise®
類型: 時鐘調節(jié)器
PLL:
輸入: LVCMOS
輸出: LVCMOS,2VPECL,LVPECL
電路數: 1
比率 - 輸入:輸出: 2:7
差分 - 輸入:輸出: 是/是
頻率 - 最大: 1.57GHz
除法器/乘法器: 是/是
電源電壓: 3.15 V ~ 3.45 V
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 48-WFQFN 裸露焊盤
供應商設備封裝: 48-LLP(7x7)
包裝: 標準包裝
產品目錄頁面: 1275 (CN2011-ZH PDF)
其它名稱: LMK04001BISQEDKR
SNOSAZ8J – SEPTEMBER 2008 – REVISED SEPTEMBER 2011
PLL1_R: PLL1_R Counter
The size of the PLL1_R counter is 12 bits. This counter will support a maximum divide ratio of 4095 and
minimum divide ratio of 1.
Table 17. PLL1_R Counter Values
R [11:0]
VALUE
b11
b10
b9
b8
b7
b6
b5
b4
b3
b2
b1
b0
0
Not Valid
0
1
.
...
1
4095
PLL1 Charge Pump Current Gain (PLL1_CP_GAIN) and Polarity Control (PLL1_CP_POL)
The Loop Band Width (LBW) on PLL1 should be narrow to suppress the noise from the system or input clocks at
CLKinX/CLKinX* port. This configuration allows the noise of the external VCXO to dominate at low offset
frequencies. Given that the noise of the external VCXO is far superior than the noise of PLL1, this setting
produces a very clean reference clock to PLL2 at the OSCin port.
In order to achieve a LBW as low as 10 Hz at the supported VCXO frequency (1 MHz to 200 MHz), a range of
charge pump currents in PLL1 is provided. The table below shows the available current gains. A small charge
pump current is required to obtain a narrow LBW at high phase detector rate (small N value).
Table 18. PLL1 Charge Pump Current Selections (PLL1_CP_GAIN)
PLL1_CP_GAIN [2:0]
PLL1 Charge Pump Current Magnitude (A)
b2
b1
b0
0
RESERVED
0
1
RESERVED
0
1
0
20
0
1
80
1
0
25
1
0
1
50
1
0
100
1
400
The PLL1_CP_POL bit sets the PLL1 charge pump for operation with a positive or negative slope VCO/VCXO. A
positive slope VCO/VCXO increases frequency with increased tuning voltage. A negative slope VCO/VCXO
increases frequency with decreased tuning voltage.
Table 19. PLL1 Charge Pump Polarity Control Bits (PLL1_CP_POL)
PLL1_CP_POL
DESCRIPTION
0
Negative Slope VCO/VCXO
1
Positive Slope VCO/VCXO
Register 13
EN_PLL2_XTAL: Crystal Oscillator Option Enable
If an external crystal is being used to implement a discrete VCXO, the internal feedback amplifier must be
enabled in order to complete the oscillator circuit.
Copyright 2008–2011, Texas Instruments Incorporated
37
相關PDF資料
PDF描述
M83723/86G10206 CONN PLUG 2POS STRAIGHT W/SCKT
MS27472E18A53S CONN RCPT 53POS WALL MT W/SCKT
CS3106A-32-73P CONN PLUG 46POS STRAIGHT W/PINS
LMK04000BISQE/NOPB IC CLOCK COND 1.2GHZ W/PLL 48LLP
VE-B4W-MV CONVERTER MOD DC/DC 5.5V 150W
相關代理商/技術參數
參數描述
LMK04001BISQX 制造商:NSC 制造商全稱:National Semiconductor 功能描述:Low-Noise Clock Jitter Cleaner with Cascaded PLLs
LMK04001BISQX/NOPB 功能描述:時鐘合成器/抖動清除器 RoHS:否 制造商:Skyworks Solutions, Inc. 輸出端數量: 輸出電平: 最大輸出頻率: 輸入電平: 最大輸入頻率:6.1 GHz 電源電壓-最大:3.3 V 電源電壓-最小:2.7 V 封裝 / 箱體:TSSOP-28 封裝:Reel
LMK04002BEVAL 功能描述:時鐘和定時器開發(fā)工具 LMK04002 EVAL BOARD RoHS:否 制造商:Texas Instruments 產品:Evaluation Modules 類型:Clock Conditioners 工具用于評估:LMK04100B 頻率:122.8 MHz 工作電源電壓:3.3 V
LMK04002BEVAL/NOPB 功能描述:BOARD EVAL FOR LMK04002B RoHS:是 類別:編程器,開發(fā)系統(tǒng) >> 評估演示板和套件 系列:PowerWise® 標準包裝:1 系列:- 主要目的:數字電位器 嵌入式:- 已用 IC / 零件:AD5258 主要屬性:- 次要屬性:- 已供物品:板 相關產品:AD5258BRMZ1-ND - IC POT DGTL I2C1K 64P 10MSOPAD5258BRMZ10-ND - IC POT DGTL I2C 10K 64P 10MSOPAD5258BRMZ100-ND - IC POT DGTL I2C 100K 64P 10MSOPAD5258BRMZ50-ND - IC POT DGTL I2C 50K 64P 10MSOPAD5258BRMZ1-R7-ND - IC POT DGTL I2C 1K 64P 10MSOPAD5258BRMZ10-R7-ND - IC POT DGTL I2C 10K 64P 10MSOPAD5258BRMZ50-R7-ND - IC POT DGTL I2C 50K 64P 10MSOPAD5258BRMZ100-R7-ND - IC POT DGTL I2C 100K 64P 10MSOP
LMK04002BISQ 制造商:NSC 制造商全稱:National Semiconductor 功能描述:Low-Noise Clock Jitter Cleaner with Cascaded PLLs