參數(shù)資料
型號(hào): KXPC8240LVV200E
廠商: Freescale Semiconductor
文件頁數(shù): 9/52頁
文件大?。?/td> 0K
描述: IC MPU INTEGRATED 250MHZ 352TBGA
標(biāo)準(zhǔn)包裝: 2
系列: MPC82xx
處理器類型: 32-位 MPC82xx PowerQUICC II
速度: 200MHz
電壓: 2.5V
安裝類型: 表面貼裝
封裝/外殼: 352-LBGA
供應(yīng)商設(shè)備封裝: 352-TBGA(35x35)
包裝: 托盤
MPC8240 Integrated Processor Hardware Specifications
17
Electrical and Thermal Characteristics
Figure 11. AC Test Load for the MPC8240
1.4.2.4.1
PCI Signal Output Hold Timing
In order to meet minimum output hold specifications relative to PCI_SYNC_IN for both 33- and 66-MHz
PCI systems, the MPC8240 has a programmable output hold delay for PCI signals. The initial value of the
output hold delay is determined by the values on the MCP and CKE reset configuration signals. Further
output hold delay values are available through programming the PCI_HOLD_DEL value of the PMCR2
configuration register.
14b
SDRAM_SYNC_IN to output high impedance (for all others)
4.0
ns
1
Notes:
1. All memory and related interface output signal specifications are specified from the VM = 1.4 V of the rising edge of
the memory bus clock, SDRAM_SYNC_IN to the TTL level (0.8 or 2.0 V) of the signal in question.
SDRAM_SYNC_IN is the same as PCI_SYNC_IN in 1:1 mode, but is twice the frequency in 2:1 mode
(processor/memory bus clock rising edges occur on every rising and falling edge of PCI_SYNC_IN). See Figure 8.
2. All PCI signals are measured from OVDD/2 of the rising edge of PCI_SYNC_IN to 0.285 × OVDD or 0.615 × OVDD
of the signal in question for 3.3-V PCI signaling levels. See Figure 9.
3. All output timings assume a purely resistive 50-
load (see Figure 11). Output timings are measured at the pin;
time-of-flight delays must be added for trace lengths, vias, and connectors in the system.
4. PCI bused signals are composed of the following signals: LOCK, IRDY, C/BE[0:3], PAR, TRDY, FRAME, STOP,
DEVSEL, PERR, SERR, AD[0:31], REQ[4:0], GNT[4:0], IDSEL, and INTA.
5. PCI hold times can be varied; see Section 1.4.2.4.1, “PCI Signal Output Hold Timing,” for information on
programmable PCI output hold times. The values shown for item 13a are for PCI compliance.
6. These specifications are for the default driver strengths indicated in Table 4.
Table 9. Output AC Timing Specifications (continued)
At recommended operating conditions (see Table 2) with LVDD = 3.3 V ± 0.3 V
Num
Characteristic 3, 6
Min
Max
Unit
Notes
Output
Z0 = 50
OVDD/2 for PCI
RL = 50
Pin
Output Measurements are Made at the Device Pin
GVDD/2 for Memory
F
re
e
sc
a
le
S
e
m
ic
o
n
d
u
c
to
r,
I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
c
..
.
相關(guān)PDF資料
PDF描述
AMM43DREF CONN EDGECARD 86POS .156 EYELET
IDT70V657S15BF IC SRAM 1.125MBIT 15NS 208FBGA
KXPC823VR81B2T IC MPU POWERQUICC 81MHZ 256-PBGA
HMM44DREN CONN EDGECARD 88POS .156 EYELET
KMPC880VR80 IC MPU POWERQUICC 80MHZ 357PBGA
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
KXPC8240LZU200E 制造商:Freescale Semiconductor 功能描述:
KXPC8240RVV250E 功能描述:IC MPU INTEGRATED 250MHZ 352TBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - 微處理器 系列:MPC82xx 標(biāo)準(zhǔn)包裝:1 系列:MPC85xx 處理器類型:32-位 MPC85xx PowerQUICC III 特點(diǎn):- 速度:1.2GHz 電壓:1.1V 安裝類型:表面貼裝 封裝/外殼:783-BBGA,F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:783-FCPBGA(29x29) 包裝:托盤
KXPC8250AZUPHBA 制造商:Motorola Inc 功能描述:
KXPC8255CVVIFBC 功能描述:微處理器 - MPU PQ 2 HIP 3 NO-PB RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時(shí)鐘頻率:536 MHz 程序存儲(chǔ)器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-324
KXPC8255CZUIFBC 功能描述:微處理器 - MPU POWERQUICC II HIP3 REV C RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時(shí)鐘頻率:536 MHz 程序存儲(chǔ)器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-324