- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄2076 > IDT5V9885TPFGI (IDT, Integrated Device Technology Inc)IC CLOCK GEN PLL 500MHZ 32TQFP PDF資料下載
參數(shù)資料
| 型號(hào)： | IDT5V9885TPFGI |
| 廠商： | IDT, Integrated Device Technology Inc |
| 文件頁數(shù)： | 6/39頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC CLOCK GEN PLL 500MHZ 32TQFP |
| 標(biāo)準(zhǔn)包裝： | 250 |
| 類型： | * |
| PLL： | 帶旁路 |
| 輸入： | LVCMOS，LVTTL |
| 輸出： | LVCMOS，LVDS，LVPECL，LVTTL |
| 電路數(shù)： | 1 |
| 比率 - 輸入:輸出： | 2:6 |
| 差分 - 輸入:輸出： | 無/是 |
| 頻率 - 最大： | 500MHz |
| 除法器/乘法器： | 是/無 |
| 電源電壓： | 3 V ~ 3.6 V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 32-LQFP |
| 供應(yīng)商設(shè)備封裝： | 32-TQFP（7x7） |
| 包裝： | 管件 |
| 其它名稱： | 800-2579 |
第1頁第2頁第3頁第4頁第5頁當(dāng)前第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁
14
INDUSTRIALTEMPERATURERANGE
IDT5V9885T
3.3V EEPROMPROGRAMMABLECLOCKGENERATOR
GIN2 Pin
GIN1 Pin
GIN0 Pin
PLL0 Configuration Selection (Mode 1)
0
Configuration0
0
1
Configuration1
0
1
0
Configuration2
0
1
Configuration3
1
0
Configuration4
1
0
1
Configuration5
1
0
Configuration6
1
Configuration7
CONFIGURING THE MULTI-PURPOSE I/Os
The 5V9885T can operate in four distinct modes. These modes are controlled by the MFC bit (0x04) and the I2C/JTAG pin. The general purpose I/O pins
(GIN0, GIN1, GIN2, GIN3, GIN4, GIN5) have different uses depending on the mode of operation. The four available modes of operation are:
1)
Manual Frequency Control (MFC) Mode for PLL0 Only
2)
Manual Frequency Control (MFC) Mode for all three PLLs
3)
I2C Programming Mode
4)
JTAG Programming Mode
AlongwiththeGINxpinsarealsoGOUTxoutputpinsthatcantakeupadifferentfunctiondependingonthemodeofoperation. Seetablebelowfordescription.
Each PLL's programming registers can store up to four different Dx and Mx configurations in combination with two different P configurations in MFC modes.
The post-divider should never be disabled in any of the two P configurations unless the output bank will never be used during normal operation. The PLL's
loop filter settings also has four different configurations to store and select from. This will be explained in the MODE1 and MODE2 sections. The use of the GINx
pins in MFC mode control the selection of these configurations.
MODE1 - Manual Frequency Control (MFC=1) Mode for PLL0 Only
In this mode, only 8 configurations of PLL0 can be changed during operation. The GIN0, GIN1 and GIN2 pins control the selection of eight different
configurations (D, M, Rz, Cz, Cp and Ip) of PLL0. GIN3 becomes PLL SUSPEND pin, GIN4 is not available to users, and GIN5 becomes CLK_SEL pin.
The output GOUT0 will become an indicator for loss of PLL lock (LOSS_LOCK). GOUT1 pin will become an indicator for loss of the primary clock
(LOSS_CLKIN).
The PLL0 has 4 sets of dedicated registers for D, M, Rz, Cz, Cp, Ip and ODIV. For additional 4 sets of registers, the PLL0 uses registers from CONFIG2
and CONFIG3 of PLL1 and PLL2. The PLL1 and PLL2 will still be fully operational, but have only one fixed configuration in this mode, and the default
configuration will be set to CONFIG0 of PLL1 and CONFIG0 of PLL2. (Please see page 18 for register location.)
The output banks will each have two P configurations that can be associated with each of the PLL configurations. Each of the two P configurations has its
own set of PM bits (See the PRE-SCALERS, FEEDBACK-DIVIDERS, POST-DIVIDERS section for more detail on the PM bits). Use the ODIV bit to
choose which post-divider configuration to associate with a specific PLL configuration.
To enter this mode, users must set MFC bit to “1”, and I2C/JTAG pin must be left floating.
NOTE:
1. Please see detail description in Loss of Lock and Input Clock section.
Multi-Purpose Pins
Other Signal Functions
Signal Description
GIN0
SDAT / TDI
I2C serial data input / JTAG serial data input
GIN1
SCLK / TCK
I2C clock input / JTAG clock input
GIN2
TMS
JTAG control signal to the TAP controller state machine
GIN3
SUSPEND
Suspends all outputs of PLL (Active High)
GIN4
TRST
JTAG active LOW input to asynchronously reset the BST
GIN5
CLK_SEL
Reference clock select between XTALIN/REFIN and CLKIN
GOUT0
TDO / LOSS_LOCK
JTAG serial data output / Detects loss of PLL lock(1)
GOUT1
LOSS_CLKIN
Detects loss of the primary clock source(1)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| IDT7202LA15SOI | IC FIFO ASYNCH 1KX9 15NS 28SOIC |
| IDT7208L35P | IC FIFO 64KX9 35NS 28DIP |
| IDT72125L25SOG | IC FIFO 1KX16 PAR-SER 28SOIC |
| IDT72240L10TP | IC FIFO 4KX8 SYNC 10NS 28DIP |
| IDT72245LB10JG | IC FIFO 4096X18 SYNC 10NS 68PLCC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| IDT5V9885TPFGI8 | 制造商:Integrated Device Technology Inc 功能描述:IC CLOCK GEN PLL 500MHZ 32TQFP |
| IDT5V9888NLGI | 功能描述:IC CLK GEN 3.3V EEPROM 28-VFQFPN RoHS:是 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 時(shí)鐘發(fā)生器，PLL，頻率合成器 系列:- 標(biāo)準(zhǔn)包裝:39 系列:- 類型:* PLL:帶旁路 輸入:時(shí)鐘 輸出:時(shí)鐘 電路數(shù):1 比率 - 輸入:輸出:1:10 差分 - 輸入:輸出:是/是 頻率 - 最大:170MHz 除法器/乘法器:無/無 電源電壓:2.375 V ~ 3.465 V 工作溫度:0°C ~ 70°C 安裝類型:* 封裝/外殼:* 供應(yīng)商設(shè)備封裝:* 包裝:* |
| IDT5V9888NLGI8 | 功能描述:IC CLK GEN 3.3V EEPROM 28-VFQFPN RoHS:是 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 時(shí)鐘發(fā)生器，PLL，頻率合成器 系列:- 標(biāo)準(zhǔn)包裝:39 系列:- 類型:* PLL:帶旁路 輸入:時(shí)鐘 輸出:時(shí)鐘 電路數(shù):1 比率 - 輸入:輸出:1:10 差分 - 輸入:輸出:是/是 頻率 - 最大:170MHz 除法器/乘法器:無/無 電源電壓:2.375 V ~ 3.465 V 工作溫度:0°C ~ 70°C 安裝類型:* 封裝/外殼:* 供應(yīng)商設(shè)備封裝:* 包裝:* |
| IDT5V9888TNLGI | 制造商:Integrated Device Technology Inc 功能描述:IC CLOCK GEN PLL 500MHZ 28-VFQFP |
| IDT5V9888TNLGI8 | 制造商:Integrated Device Technology Inc 功能描述:IC CLOCK GEN PLL 500MHZ 28VFQFPN |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。