- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄360706 > IBM3209K4060 Telecom Switching Circuit PDF資料下載
參數(shù)資料
| 型號(hào)： | IBM3209K4060 |
| 英文描述： | Telecom Switching Circuit |
| 中文描述： | 電信開(kāi)關(guān)電路 |
| 文件頁(yè)數(shù)： | 95/131頁(yè) |
| 文件大小： | 1679K |
| 代理商： | IBM3209K4060 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)當(dāng)前第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)
PRS28.4G
IBM Packet Routing Switch
prs28.03.fm
August 31, 2000
I/O Definitions and Timing
Page 95 of 131
Flow Control Signals
MEM_GRANT(0:3)
Output
MEM_GRANT(
n
) provides the grant status of the shared memory for priority
n
.
The MEM_GRANT pins are updated every four clock cycles (of 9 to 10 ns).
See
Functional Description
on page 25.
The device pin encoding and corresponding grant definition is as follows:
0000:
No Grant
1000:
Priority 0, or control packets
1100:
Priority 0 or 1, or control packets
1110:
Priority 0 .. 2, or control packets
1111:
Priority 0 .. 3, or control packets
others: Reserved.
The MEM_GRANT device pins are always active and always reflect the latest mem-
ory full information.
When two devices are in external speed expansion, only the MEM_GRANT bus from
the master device is used.
SND_GRANT(0:15)
Input
Grants the output ports the opportunity to transmit packets. When bit
n
is active, a
packet can be transmitted on port
n
. When inactive, Data Packets are not allowed to
be transmitted, and only Idle Packets will come out. Note that, when a Data packet is
to be transmitted, the packet of highest available priority will be transmitted.
When two devices are in external speed expansion, the SND_GRANT bus of the
slave device is not used and thus not connected (internal pull-up).
RCV_GRANT(0:15)
Input
Provides a grant to receive packets for each output. Incoming packets will only be
received for output
n
if the RCV_GRANT(
n
) is active high. Packets destined for out-
puts for which the RCV_GRANT is deasserted will not be enqueued in those outputs.
The RCV_GRANT pins are to be used only for Data Packets with Active bit = ‘1’b, and
Backup bit = ‘0’b.
When two devices are in external speed expansion, the RCV_GRANT bus of the
slave device is not used and thus not connected (internal pull-up).
Q_FULL(0:15)
Output
Provides the full status of all 16 output queues. Bit
n
carries the status of output queue
n
, for all priorities, in the time multiplexed manner. For each priority, the signal is valid
for four clock cycles. When Q_SYNC is active high, Q_FULL carries the status of the
16 queues for priority 0. It is followed four cycles later by priority 1, in another four
cycles by priority 2, in another four cycles by priority 3. Note that only the number of
priorities programmed in the Configuration Register 0 is reported. Thus, if only three
priorities are enabled, the multiplexing cycle will be: priority 0 (Q_SYNC active), prior-
ity 1, priority 2, priority 0 (Q_SYNC active) and so forth.
When two devices are in external speed expansion, only the Q_FULL bus from the
master device is used.
Q_EMPTY(0:15)
Output
Provides the empty status of all 16 output queues. Bit n carries the status of output
queue n, for all priorities, in the time multiplexed manner. For each priority, the signal
is valid for four clock cycles. When Q_SYNC is active high, Q_EMPTY, carries the
status of the 16 queues for priority 0. It is followed four cycles later by priority 1, in
another four cycles by priority 2, and in another four cycles by priority 3. Note that only
the number of priorities programmed in the Configuration Register 0 is reported. Thus,
if only three priorities are enabled, the multiplexing cycle will be: priority 0 (Q_SYNC
active), priority 1, priority 2, priority 0 (Q_SYNC active), and so forth.
When two devices are in external speed expansion, only the Q_EMPTY bus from the
master device is used.
Q_SYNC
Output
Used as a framing bit for the Q_FULL(0:15) and Q_EMPTY(0:15) busses and is active
when the status of priority 0 is valid for all 16 bits of the bus.
When two devices are in external speed expansion, only the Q_SYNC bit from the
master device is used.
Table 21: Signal Definitions
(Page 2 of 6)
Signal Name
Type
Description
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| IBM3288H2848 | Telecommunication IC |
| IBM32NPR100EXXCAB133 | Microprocessor |
| IBM32NPR101EPXCAC133 | Microprocessor |
| IBM37RGB524CF17A | Video DAC with Color Palette (RAMDAC) |
| IBM37RGB524CF22A | Video DAC with Color Palette (RAMDAC) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| IBM3288H2848 | 制造商:未知廠(chǎng)家 制造商全稱(chēng):未知廠(chǎng)家 功能描述:Telecommunication IC |
| IBM32NPR100EXXCAB133 | 制造商:未知廠(chǎng)家 制造商全稱(chēng):未知廠(chǎng)家 功能描述:Microprocessor |
| IBM32NPR101EPXCAC133 | 制造商:未知廠(chǎng)家 制造商全稱(chēng):未知廠(chǎng)家 功能描述:Microprocessor |
| IBM35CPC945C03C-2 | 制造商:IBM 功能描述: |
| IBM37RGB524CF17A | 制造商:未知廠(chǎng)家 制造商全稱(chēng):未知廠(chǎng)家 功能描述:Video DAC with Color Palette (RAMDAC) |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。