- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄360706 > IBM3209K4060 Telecom Switching Circuit PDF資料下載
參數(shù)資料
| 型號(hào)： | IBM3209K4060 |
| 英文描述： | Telecom Switching Circuit |
| 中文描述： | 電信開(kāi)關(guān)電路 |
| 文件頁(yè)數(shù)： | 32/131頁(yè) |
| 文件大?。?/td> | 1679K |
| 代理商： | IBM3209K4060 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)當(dāng)前第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)
PRS28.4G
IBM Packet Routing Switch
Functional Description
Page 32 of 131
prs28.03.fm
August 31, 2000
Yellow Idle Packets at the egress are considered as Data Packets and therefore do not carry grant priority
bits.
3.2.2 Header Byte H1 and H2
3.2.2.1 Received Packet: Bitmap
Header Bytes H1 and H2 of a received packet carry the destination bit map of the packet. Header Byte H1
carries destination information for output ports 0 through 7, and Header Byte H2 caries destination informa-
tion for output ports 8 through 15.
For Control Packets, the entire bit map field is set to ‘0'. Header Byte H2 is ignored for internal speed expan-
sion.
3.2.2.2 Transmitted Packet: Inband Output Queue Grant Information
Depending on the setting of the Flow Control Enable bit in Configuration Register 0, Header Bytes H1 and H2
provide inband access to the output queue grant information (this access is also provided on device pins).
Using the inband information assumes that it is the same device that transmits and receives packets on the
port.
When flow control is enabled, Header Bytes H1 and H2 carry the output queue grant. The output queue grant
is the grant information given to devices connected to the input ports. This information indicates the status of
the output queues and controls whether or not to transmit packets to the PRS28.4G. This information is
carried for all 16 output ports at the same time for a given priority. Consecutive packets, either idle or data
packet, carry a different priority, cycling from 0 to the highest priority value enabled. For instance, when two
priorities are enabled, it takes two packets to transmit the output queue grant information.
When all four priorities are enabled, the output queue grant information is transmitted in a cycle of four
packets. However, if the Three Threshold Enable bit is set in Configuration Register 0, the cycle is reduced to
3, and grants for priorities 0, 1, and 2 only are sent. It is then assumed that thresholds 2 and 3 are
programmed with the same value.
To synchronize the input interface device fly wheel counter with the inband output queue grant, the priority
value for which the output queue grant is transmitted is carried in the Priority Grant bits of the H0 Packet
Qualifier Byte of Idle Packets. Since inband grant priority is transmitted in cycles of consecutive packets,
priority synchronization is performed on Idle Packets only, and this information is not provided for Data
Packets. However, grant information is always transmitted.
Table 8: Header Byte 1 and 2 and Incoming Packet Bitmap
Bit:
0
1
2
3
4
5
6
7
Header Byte H1
Port:
0
1
2
3
4
5
6
7
Header Byte H2
Port:
8
9
10
11
12
13
14
15
Table 9: Header Byte 0 and 1 and Output queue grant
Bit
0
1
2
3
4
5
6
7
Header Byte H1
Output Queue:
0
1
2
3
4
5
6
7
Header Byte H2
Output Queue:
8
9
10
11
12
13
14
15
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| IBM3288H2848 | Telecommunication IC |
| IBM32NPR100EXXCAB133 | Microprocessor |
| IBM32NPR101EPXCAC133 | Microprocessor |
| IBM37RGB524CF17A | Video DAC with Color Palette (RAMDAC) |
| IBM37RGB524CF22A | Video DAC with Color Palette (RAMDAC) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| IBM3288H2848 | 制造商:未知廠(chǎng)家 制造商全稱(chēng):未知廠(chǎng)家 功能描述:Telecommunication IC |
| IBM32NPR100EXXCAB133 | 制造商:未知廠(chǎng)家 制造商全稱(chēng):未知廠(chǎng)家 功能描述:Microprocessor |
| IBM32NPR101EPXCAC133 | 制造商:未知廠(chǎng)家 制造商全稱(chēng):未知廠(chǎng)家 功能描述:Microprocessor |
| IBM35CPC945C03C-2 | 制造商:IBM 功能描述: |
| IBM37RGB524CF17A | 制造商:未知廠(chǎng)家 制造商全稱(chēng):未知廠(chǎng)家 功能描述:Video DAC with Color Palette (RAMDAC) |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。