參數(shù)資料
型號(hào): IBM3209K4060
英文描述: Telecom Switching Circuit
中文描述: 電信開關(guān)電路
文件頁(yè)數(shù): 25/131頁(yè)
文件大小: 1679K
代理商: IBM3209K4060
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)當(dāng)前第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)
PRS28.4G
IBM Packet Routing Switch
prs28.03.fm
August 31, 2000
Functional Description
Page 25 of 131
3. Functional Description
3.1 Logical Interface
As described in
Expansion Modes
on page 22, an PRS28.4G device consists of two switch islands running in
speed expansion. This leads to packet data being carried over an input or output port in two byte streams of
888 Mb/s, one related to the master island, and the other one to the slave island. Each byte stream carries
Logical Units (LU). An LU is a set of bytes belonging to the same packet and which are sent over one stream.
Depending on the expansion mode and packet length, an LU has a length L of 16 to 20 bytes or 32 to 40 (in
step of 2) bytes.
As represented in the figure below, the master LU always carries the packet routing information, or header
bytes, indicated by H0, H1 and H2.
When running in either internal or external speed expansion, two ports are grouped to form a 3.54Gb/s port.
Depending on the port and chip configuration, a 1.77Gb/s port can run either as a master port or a slave port:
The master port is composed of two streams, one master, which carries the packet header information
and data bytes, and one slave, which carries data bytes only.
The slave port is composed of two slave streams, which carry data bytes only.
The LUs of a packet are always transmitted or received at the same time on both streams of a port. Further-
more, the LUs of successive packets are transported one after the other, with no gap between packets.
Figure 5: Packet Format 1.77 Gb/s Port
Figure 6: Packet Format for 3.54 Gb/s Port
H0
H1
H2
D
D
D
D
D
D
D
D
D
D
D
D
D
D
D
D
D
D
D
D
D
W0
W1
W2
W3
W4
W5
W6
W(L-1)
D
D
. . .
. . .
. . .
Master LU
Slave LU
16 Bits
H0
H1
H2
D
D
D
D
D
D
D
D
D
D
D
D
D
D
D
D
D
D
D
D
D
W0
W1
W2
W3
W4
W5
W6
W(L-1)
D
D
. . .
. . .
. . .
Master LU
Slave LU
16 Bits
Master Port
D
D
D
D
D
D
D
D
D
D
D
D
D
D
D
D
D
D
D
D
D
D
D
. . .
. . .
Master LU
Slave LU
16 Bits
Slave Port
D
D
D
相關(guān)PDF資料
PDF描述
IBM3288H2848 Telecommunication IC
IBM32NPR100EXXCAB133 Microprocessor
IBM32NPR101EPXCAC133 Microprocessor
IBM37RGB524CF17A Video DAC with Color Palette (RAMDAC)
IBM37RGB524CF22A Video DAC with Color Palette (RAMDAC)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
IBM3288H2848 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Telecommunication IC
IBM32NPR100EXXCAB133 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Microprocessor
IBM32NPR101EPXCAC133 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Microprocessor
IBM35CPC945C03C-2 制造商:IBM 功能描述:
IBM37RGB524CF17A 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Video DAC with Color Palette (RAMDAC)