CLR [m].i
Clear bit of data memory
Description
The bit i of the specified data memory is cleared to 0.
Operation
[m].i
0
Affected flag(s)
TO
PDF
OV
Z
AC
C
CLR WDT
Clear Watchdog Timer
Description
The WDTis cleared (clears the WDT). The power down bit (PDF) and time-out bit (TO) are
cleared.
Operation
WDT
00H
PDF and TO
0
Affected flag(s)
TO
PDF
OV
Z
AC
C
0
0
CLR WDT1
Preclear Watchdog Timer
Description
Together with CLR WDT2, clears the WDT. PDF and TO are also cleared. Only execution
ofthisinstructionwithouttheotherpreclearinstructionjustsetstheindicatedflagwhichim-
plies this instruction has been executed and the TO and PDF flags remain unchanged.
Operation
WDT
00H*
PDF and TO
0*
Affected flag(s)
TO
PDF
OV
Z
AC
C
0*
0*
CLR WDT2
Preclear Watchdog Timer
Description
Together with CLR WDT1, clears the WDT. PDF and TO are also cleared. Only execution
of this instruction without the other preclear instruction, sets the indicated flag which im-
plies this instruction has been executed and the TO and PDF flags remain unchanged.
Operation
WDT
00H*
PDF and TO
0*
Affected flag(s)
TO
PDF
OV
Z
AC
C
0*
0*
CPL [m]
Complement data memory
Description
Each bit of the specified data memory is logically complemented (1 s complement). Bits
which previously contained a 1 are changed to 0 and vice-versa.
Operation
[m]
[m]
Affected flag(s)
TO
PDF
OV
Z
AC
C
HT83R074
Rev. 1.00
24
May 17, 2007