HT46R23
Rev. 1.30
12
August 17, 2001
CLRWDT1andCLRWDT2.Ofthesetwotypesofinstruc-
tion, only one can be active depending on the ROM code
option
CLR WDT times selection option . If the CLR
WDT is selected (i.e. CLRWDT times equal one), any ex-
ecution of the CLR WDT instruction will clear the WDT. In
case CLR WDT1 and CLR WDT2 are chosen (i.e.
CLRWDTtimesequaltwo),thesetwoinstructionsmustbe
executedtocleartheWDT;otherwise,theWDTmayreset
the chip because of time-out.
If the WDT time-out period is selected f
s
/2
12
(ROM code
option), the WDT time-out period ranges from
f
s
/2
12
~f
s
/2
13
, since the CLR WDT or CLR WDT1 and
CLR WDT2 instructions only clear the last two stages of
the WDT.
Power down operation
HALT
The HALT mode is initialized by the HALT instruction
and results in the following...
The system oscillator will be turned off but the WDT
oscillator keeps running (if the WDT oscillator is se-
lected).
The contents of the on chip RAM and registers remain
unchanged.
WDT will be cleared and recounted again (if the WDT
clock is from the WDT oscillator).
All of the I/O ports maintain their original status.
The PD flag is set and the TO flag is cleared.
The system can leave the HALT mode by means of an
external reset, an interrupt, an external falling edge sig-
nal on port A or a WDT overflow. An external reset
causes a device initialization and the WDT overflow per-
forms a warm reset . After the TO and PD flags are ex-
amined, the reason for chip reset can be determined.
The PD flag is cleared by system power-up or executing
the CLR WDT instruction and is set when executing
the HALT instruction. The TO flag is set if the WDT
time-out occurs, and causes a wake-up that only resets
the PC and SP; the others keep their original status.
The port A wake-up and interrupt methods can be con-
sidered as a continuation of normal execution. Each bit
in port A can be independently selected to wake up the
device by the ROM code option. Awakening from an I/O
port stimulus, the program will resume execution of the
next instruction. If it is awakening from an interrupt, two
sequences may happen. If the related interrupt is dis-
abled or the interrupt is enabled but the stack is full, the
program will resume execution at the next instruction. If
theinterruptisenabledandthestackisnotfull,theregu-
lar interrupt response takes place. If an interrupt request
flag is set to 1 before entering the HALT mode, the
wake-upfunctionoftherelatedinterruptwillbedisabled.
Once a wake-up event occurs, it takes 1024 t
SYS
(sys-
tem clock period) to resume normal operation. In other
words, a dummy period will be inserted after wake-up. If
the wake-up results from an interrupt acknowledgment,
the actual interrupt subroutine execution will be delayed
by one or more cycles. If the wake-up results in the next
instruction execution, this will be executed immediately
after the dummy period is finished.
To minimize power consumption, all the I/O pins should
be carefully managed before entering the HALT status.
Reset
Therearethreewaysinwhicharesetcanoccur:
RES reset during normal operation
RES reset during HALT
WDT time-out reset during normal operation
The WDT time-out during HALT is different from other
chip reset conditions, since it can perform a warm re -
set thatresetsonlythePCandSP,leavingtheothercir-
cuits in their original state. Some registers remain un-
changed during other reset conditions. Most registers
are reset to the initial condition when the reset condi-
tions are met. By examining the PD and TO flags, the
programcandistinguishbetweendifferent chipresets .
)
+ & 5 $ ' )
. + *
Reset timing chart
Reset circuit
! & )
$ " -
)
, ) & )
5 > + )+ * * "
$ ' ( )
Reset configuration