- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385399 > HT46R23 (Holtek Semiconductor Inc.) 8-Bit OTP Microcontroller PDF資料下載
參數(shù)資料
| 型號： | HT46R23 |
| 廠商： | Holtek Semiconductor Inc. |
| 英文描述： | 8-Bit OTP Microcontroller |
| 中文描述： | 8位微控制器檢察官辦公室 |
| 文件頁數(shù)： | 10/42頁 |
| 文件大?。?/td> | 1172K |
| 代理商： | HT46R23 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁當(dāng)前第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁
HT46R23
Rev. 1.30
10
August 17, 2001
a branch to a subroutine at specified location in the pro-
gram memory. Only the program counter is pushed onto
the stack. If the contents of the register or status register
(STATUS) are altered by the interrupt service program
which corrupts the desired control sequence, the con-
tents should be saved in advance.
External interrupts are triggered by a high to low transi-
tion of INT and the related interrupt request flag (EIF; bit
4 of INTC0) will be set. When the interrupt is enabled,
the stack is not full and the external interrupt is active, a
subroutine call to location 04H will occur. The interrupt
request flag (EIF) and EMI bits will be cleared to disable
other interrupts.
The internal timer/event counter interrupt is initialized by
setting the timer/event counter interrupt request flag
(TF; bit 5 of INTC0), caused by a timer overflow. When
the interrupt is enabled, the stack is not full and the TF
bit is set, a subroutine call to location 08H will occur. The
related interrupt request flag (TF) will be reset and the
EMI bit cleared to disable further interrupts.
The A/D converter interrupt is initialized by setting the
A/D converter request flag (ADF; bit 6 of INTC0),
caused by an end of A/D conversion. When the interrupt
is enabled, the stack is not full and the ADF is set, a sub-
routine call to location 0CH will occur. The related inter-
rupt request flag (ADF) will be reset and the EMI bit
cleared to disable further interrupts.
Register Bit No. Label
Function
INTC0
(0BH)
0
EMI
Controls the master (global)
interrupt
(1= enabled; 0= disabled)
1
EEI
Controlstheexternalinterrupt
(1= enabled; 0= disabled)
2
ETI
Controls the timer/event
counter interrupt
(1= enabled; 0= disabled)
3
EADI
Controls the A/D converter
interrupt
(1= enabled; 0= disabled)
4
EIF
Externalinterruptrequestflag
(1= active; 0= inactive)
5
TF
Internal timer/event counter
request flag
(1= active; 0= inactive)
6
ADF
A/D converter request flag
(1= active; 0= inactive)
7
Unused bit, read as 0
INTC0 register
TheI
2
CBUS interrupt is initialized by setting theI
2
CBUS
interrupt request flag (HIF; bit 4 of INTC1), caused by a
slave address match (HAAS= 1 ) or one byte of data
transfer is completed. When the interrupt is enabled, the
stack is not full and the HIF bit is set, a subroutine call to
location 10H will occur. The related interrupt request flag
(HIF)willberesetandtheEMIbitclearedtodisablefurther
interrupts.
During the execution of an interrupt subroutine, other in-
terrupt acknowledgments are held until the RETI in-
struction is executed or the EMI bit and the related
interrupt control bit are set to 1 (of course, if the stack is
not full). To return from the interrupt subroutine, RET or
RETI may be invoked. RETI will set the EMI bit to en-
able an interrupt service, but RET will not.
Interrupts, occurring in the interval between the rising
edges of two consecutive T2 pulses, will be serviced on
the latter of the two T2 pulses, if the corresponding inter-
rupts are enabled. In the case of simultaneous requests
the following table shows the priority that is applied.
These can be masked by resetting the EMI bit.
No.
Interrupt Source
Priority Vector
a
External Interrupt
1
04H
b
Timer/event Counter Overflow
2
08H
c
A/D Converter Interrupt
I
2
C BUS Interrupt
3
0CH
d
4
10H
The timer/event counter interrupt request flag (TF), ex-
ternal interrupt request flag (EIF), A/D converter request
flag (ADF), the I
2
C BUS interrupt request flag (HIF), en-
able timer/event counter bit (ETI), enable external inter-
rupt bit (EEI), enable A/D converter interrupt bit (EADI),
enable I
2
C BUS interrupt bit (EHI) and enable master in-
terrupt bit (EMI) constitute an interrupt control register 0
(INTC0) and an interrupt control register 1 (INTC1)
which are located at 0BH and 1EH in the data memory.
EMI, EEI, ETI, EADI, EHI are used to control the en-
abling/disabling of interrupts. These bits prevent the re-
quested interrupt from being serviced. Once the
interrupt request flags (TF, EIF, ADF, HIF) are set, they
will remain in the INTC0 and INTC1 register until the in-
terrupts are serviced or cleared by a software instruc-
tion.
Register Bit No. Label
Function
INTC1
(1EH)
0
EHI
Controls the I
2
C BUS inter-
rupt
(1= enabled; 0= disabled)
1
Unused bit, read as 0
2
Unused bit, read as 0
3
Unused bit, read as 0
4
HIF
I
2
C BUS interrupt request
flag (1= active; 0= inactive)
5
Unused bit, read as 0
6
Unused bit, read as 0
7
Unused bit, read as 0
INTC1 register
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| HT46R47 | 8-Bit OTP Battery Charger Controller |
| HT46R65-100 | A/D with LCD Type 8-Bit MCU |
| HT46C65 | A/D with LCD Type 8-Bit MCU |
| HT46C65-100 | A/D with LCD Type 8-Bit MCU |
| HT46C65-52 | A/D with LCD Type 8-Bit MCU |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| HT46R232 | 制造商:HOLTEK 制造商全稱:Holtek Semiconductor Inc 功能描述:A/D Type 8-Bit MCU |
| HT46R24 | 制造商:HOLTEK 制造商全稱:Holtek Semiconductor Inc 功能描述:A/D Type 8-Bit MCU |
| HT46R24_06 | 制造商:HOLTEK 制造商全稱:Holtek Semiconductor Inc 功能描述:A/D Type 8-Bit MCU |
| HT46R32 | 制造商:HOLTEK 制造商全稱:Holtek Semiconductor Inc 功能描述:A/D Type 8-Bit OTP MCU with OPA |
| HT46R321 | 制造商:HOLTEK 制造商全稱:Holtek Semiconductor Inc 功能描述:A/D Type 8-Bit OTP MCU with OPA and 8x4 LED Driver |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。