參數(shù)資料
型號(hào)： HSP50016
廠商： Intersil Corporation
英文描述： Digital Down Converter(數(shù)字式下變頻轉(zhuǎn)換器)
中文描述： 數(shù)字下變頻器（數(shù)字式下變頻轉(zhuǎn)換器）
文件頁(yè)數(shù)： 26/30頁(yè)
文件大?。?/td> 258K
代理商： HSP50016
3-26
Let’s return to the clock calculation example found in the Output
Formatter, and add the requirement of 4 time slots. The
calculations in the Example Clock Calculation Section remain
true, but step 8 must be added:
8. Now lets consider the multichannel timing. Each channel
must output the data at no less than 1.725MHz to get all
the I/Q data out in the allocated time for the assigned time
slot. Time margin is created when the output is clocked out
at a higher rate. Because each channel is outputting data
in only one of four channels, the effective output rate for
each channel is 1.725MHz /4 = 431.25kHz, even though
the part is outputting data 1.7MHz in every time slot.
. . . . . . . . . . Effective Channel Output Rate = 431.25kHz
Alternatively, the processor can request data from each of
the DDCs asynchronously. In this setup, Requested Output
Mode is used. The Data Concentrator polls each channel
individually and is responsible for ensuring that each
channel is polled before the output data is lost. The Data
Concentrator is a custom circuit designed by the user. A
Block Diagram of such a system is shown in Figure 23. The
interface between the controller and the DDCs has been
omitted for the sake of clarity.
References
[1] Hogenauer, Eugene V., An Economical Class of Digital
Filters for Decimation and Interpolation, IEEE
Transactions on Acoustics, Speech and Signal
Processing, April 1981.
[2] IEEE Standard Test Access Port and Boundary-Scan
Architecture, IEEE Std 1149.1 - 1990.
HSP50016
I
IQCLK
IQSTB
IQSTRT
HSP50016
I
IQCLK
IQSTB
IQSTRT
A0-15
D0
DATA0-15
CLK
DATA0-15
CLK
DATA
FROM
A/D
SYSTEM
CLOCK
DATA
R/W
STRB
CONCENTRATOR
MICRO-
PROCESSOR
FIGURE 23. CIRCUIT FOR MULTIPLE CHANNEL OPERATION
(REQUESTED OUTPUT)
HSP50016
相關(guān)PDF資料
PDF描述
HSP50110JI-52 Digital Quadrature Tuner
HSP50110JC-52 CONN HEADER HM 2MM 100POS
HSP50110 Digital Quadrature Tuner(數(shù)字調(diào)諧器)
HSP50210 Digital Costas Loop(數(shù)字Costas鎖相環(huán))
HSP50214VC Programmable Downconverter
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
HSP50016_00 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Digital Down Converter
HSP50016-EV 制造商:Rochester Electronics LLC 功能描述:HSP50016 EVALUATION PLATFORM - Bulk
HSP50016GC-52 制造商:Rochester Electronics LLC 功能描述:- Bulk
HSP50016JC-52 功能描述:上下轉(zhuǎn)換器 DIGITAL DOWN CONVERTER 44 PLCC, 52MHZ, COMM RoHS:否 制造商:Texas Instruments 產(chǎn)品:Down Converters 射頻:52 MHz to 78 MHz 中頻:300 MHz LO頻率: 功率增益: P1dB: 工作電源電壓:1.8 V, 3.3 V 工作電源電流:120 mA 最大功率耗散:1 W 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PQFP-128
HSP50016JC-5296 制造商:Rochester Electronics LLC 功能描述:TAPE AND REEL OF HSP50016JC-52 - Bulk
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*