- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385396 > HSP50016 (Intersil Corporation) Digital Down Converter(數(shù)字式下變頻轉(zhuǎn)換器) PDF資料下載
參數(shù)資料
| 型號(hào)： | HSP50016 |
| 廠商： | Intersil Corporation |
| 英文描述： | Digital Down Converter(數(shù)字式下變頻轉(zhuǎn)換器) |
| 中文描述： | 數(shù)字下變頻器（數(shù)字式下變頻轉(zhuǎn)換器） |
| 文件頁數(shù)： | 18/30頁 |
| 文件大?。?/td> | 258K |
| 代理商： | HSP50016 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁當(dāng)前第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁
3-18
2-1
Number Of Output Bits
00 = 16 Bits
01 = 24 Bits
10 = 32 Bits
11 = 38 Bits
0
Output Sense
0 = LSB First
1 = MSB First
TABLE 8. HDF/OUTPUT REGISTER (Continued)
DESTINATION ADDRESS = 5
BIT
POSITION
FUNCTION
DESCRIPTION
TABLE 9. INPUT AND OUTPUT FORMAT REGISTER
DESTINATION ADDRESS = 6
BIT
POSITION
FUNCTION
DESCRIPTION
39-37
Address
110 = Control Word 6
36
Update
0 = Update Only This Control Register
1 = Update All Control Registers
35
I followed by Q
0 = I and Q Output Separately
1 = I and Q Data Output on I Pin
34-29
Time Slot Number
Bits 34-29 = 2
5
...2
0
. Range: 0 < Time Slot Number < 63.
This implies that 64 different channels may be mutliplexed, assigning one time slot per channel.
28
IQCLK
Polarity
0 = Output Data Stable On Rising Edge Of IQCLK; IQCLK High between I or Q Bit Periods when IQCLK
Duration = 0.
1 = Output Data Stable on Falling Edge of IQCLK; IQCLK Low between I or Q Bit Periods when IQCLK
Duration = 0.
27
IQCLK Duty Cycle
0 = IQCLK Active Time = CLK Period.
1 = 50% Duty Cycle
26
IQCLK
Duration
0 = Active During I or Q Output Periods Only
1 = Active Continuously
25-24
IQCLK Three-State
Control
00 = Three-State IQCLK
01 = Enable IQCLK
1x = Auto-Three-State Enable IQCLK (during time slot)
23
IQSTB
Polarity
0 = Active High
1 = Active Low
22
IQSTB
Location
0 = IQSTB Prior to the Beginning of the Data Word.
1 = IQSTB During the Data Word.
21-20
IQSTB Three-State
Control
00 = Three-State IQSTB
01 = Enable IQSTB
1x = Auto Three-State Enable IQSTB (during time slot)
19
I Polarity
0 = True Data
1 = Inverted Data
18-17
I Three-State Control
00 = Three-State I
01 = Enable I
1x = Auto Three-State Enable I (during time slot)
16
Q Polarity
0 = True Data
1 = Inverted Data
HSP50016
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| HSP50110JI-52 | Digital Quadrature Tuner |
| HSP50110JC-52 | CONN HEADER HM 2MM 100POS |
| HSP50110 | Digital Quadrature Tuner(數(shù)字調(diào)諧器) |
| HSP50210 | Digital Costas Loop(數(shù)字Costas鎖相環(huán)) |
| HSP50214VC | Programmable Downconverter |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| HSP50016_00 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Digital Down Converter |
| HSP50016-EV | 制造商:Rochester Electronics LLC 功能描述:HSP50016 EVALUATION PLATFORM - Bulk |
| HSP50016GC-52 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| HSP50016JC-52 | 功能描述:上下轉(zhuǎn)換器 DIGITAL DOWN CONVERTER 44 PLCC, 52MHZ, COMM RoHS:否 制造商:Texas Instruments 產(chǎn)品:Down Converters 射頻:52 MHz to 78 MHz 中頻:300 MHz LO頻率: 功率增益: P1dB: 工作電源電壓:1.8 V, 3.3 V 工作電源電流:120 mA 最大功率耗散:1 W 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PQFP-128 |
| HSP50016JC-5296 | 制造商:Rochester Electronics LLC 功能描述:TAPE AND REEL OF HSP50016JC-52 - Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。