參數(shù)資料
型號： HSP50016
廠商： Intersil Corporation
英文描述： Digital Down Converter(數(shù)字式下變頻轉(zhuǎn)換器)
中文描述： 數(shù)字下變頻器（數(shù)字式下變頻轉(zhuǎn)換器）
文件頁數(shù)： 1/30頁
文件大小： 258K
代理商： HSP50016
TM
3-1
HSP50016
Digital Down Converter
The Digital Down Converter (DDC) is a single chip
synthesizer, quadrature mixer and lowpass filter. Its input
data is a sampled data stream of up to 16 bits in width and
up to a 75 MSPS data rate. The DDC performs down
conversion, narrowband low pass filtering and decimation to
produce a baseband signal.
The internal synthesizer can produce a variety of signal
formats. They are: CW, frequency hopped, linear FM up
chirp, and linear FM down chirp. The complex result of the
modulation process is lowpass filtered and decimated with
identical real filters in the in-phase (I) and quadrature (Q)
processing chains.
Lowpass filtering is accomplished via a High Decimation
Filter (HDF) followed by a fixed Finite Impulse Response
(FIR) filter. The combined response of the two stage filter
results in a -3dB to -102dB shape factor of better than 1.5.
The stopband attenuation is greater than 106dB. The
composite passband ripple is less than 0.04dB. The
synthesizer and mixer can be bypassed so that the chip
operates as a single narrow band low pass filter.
The chip receives forty bit serial commands as a control
input. This interface is compatible with the serial I/O port
available on most microprocessors.
The output data can be configured in fixed point or single
precision floating point. The fixed point formats are 16,
24, 32, or 38-bit, two’s complement, signed magnitude, or
offset binary.
The circuit provides an IEEE 1149.1 Test Access Port.
Features
75 MSPS Input Data Rate
16-Bit Data Input; Offset Binary or 2’s Complement
Format
Spurious Free Dynamic Range Through Modulator
>102dB
Frequency Selectivity: <0.006Hz
Identical Lowpass Filters for I and Q
Passband Ripple: <0.04dB
Stopband Attenuation: >104dB
Filter -3dB to -102dB Shape Factor: <1.5
Decimation Factors from 32 to 131,072
IEEE 1149.1 Test Access Port
HSP50016-EV Evaluation Board Available
Applications
Cellular Base Stations
Smart Antennas
Channelized Receivers
Spectrum Analysis
Related Products: HI5703, HI5746, HI5766 A/Ds
Block Diagram
Ordering Information
PART
NUMBER
TEMP.RANGE
(
o
C)
PACKAGE
PKG.
NO.
HSP50016JC-52
0 to 70
44 Ld PLCC
N44.65
HSP50016JC-75
0 to 70
44 Ld PLCC
N44.65
COMPLEX
SINUSOID
GENERATOR
DATA
16
HIGH DECIMATION
FILTER
HIGH DECIMATION
FILTER
LOW PASS FIR
FILTER
LOW PASS FIR
FILTER
COS
SIN
I
Q
CONTROL
TEST ACCESS
PORT/CTRL
O
F
OUTPUT
I
Q
CLK
TEST ACCESS
PORT
CLK
CLK
R
CLK
4R
OR
CLK
2R
CLK
SER
IQSTRB
IQCLK
Data Sheet
September 2000
File Number
3288.7
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.
1-888-INTERSIL or 321-724-7143
Intersil and Design is a trademark of Intersil Corporation.
Copyright
Intersil Corporation 2000
相關(guān)PDF資料
PDF描述
HSP50110JI-52 Digital Quadrature Tuner
HSP50110JC-52 CONN HEADER HM 2MM 100POS
HSP50110 Digital Quadrature Tuner(數(shù)字調(diào)諧器)
HSP50210 Digital Costas Loop(數(shù)字Costas鎖相環(huán))
HSP50214VC Programmable Downconverter
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
HSP50016_00 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Digital Down Converter
HSP50016-EV 制造商:Rochester Electronics LLC 功能描述:HSP50016 EVALUATION PLATFORM - Bulk
HSP50016GC-52 制造商:Rochester Electronics LLC 功能描述:- Bulk
HSP50016JC-52 功能描述:上下轉(zhuǎn)換器 DIGITAL DOWN CONVERTER 44 PLCC, 52MHZ, COMM RoHS:否 制造商:Texas Instruments 產(chǎn)品:Down Converters 射頻:52 MHz to 78 MHz 中頻:300 MHz LO頻率: 功率增益: P1dB: 工作電源電壓:1.8 V, 3.3 V 工作電源電流:120 mA 最大功率耗散:1 W 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PQFP-128
HSP50016JC-5296 制造商:Rochester Electronics LLC 功能描述:TAPE AND REEL OF HSP50016JC-52 - Bulk
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*