參數(shù)資料
型號(hào)： HSP50016
廠商： Intersil Corporation
英文描述： Digital Down Converter(數(shù)字式下變頻轉(zhuǎn)換器)
中文描述： 數(shù)字下變頻器（數(shù)字式下變頻轉(zhuǎn)換器）
文件頁(yè)數(shù)： 25/30頁(yè)
文件大?。?/td> 258K
代理商： HSP50016
3-25
Figure 21 shows a Block Diagram of this configuration. The
DDCs are configured by the microprocessor by first writing a
logical 0 to its Chip Select line. The control words are written
to that part in any order. When the part has been configured,
CS is written high again, and the next part is configured in
the same manner. Collisions are prevented by programming
each DDC with a unique Time Slot number, which holds its
output from 0 to 63 output word times before transmission.
Each part also has a Time Slot Length, whose minimum
value is given in Equation 8. Note that a value greater than
the minimum can be used to give the processor time to
operate on the data
The corresponding Configuration Register setup is similar to
that of single channel down conversion, except for the Auto
Three-State fields. In this example, the first DDC in the chain
is set to drive IQCLK; the others have this output set for high
impedance. (It makes no difference which DDC is chosen to
be the one to drive IQCLK, but it must be active
continuously). The unused outputs are put in their high
impedance condition on the other DDCs to minimize power
consumption. Note also that this example shows all DDCs in
I followed by Q Mode so that only one data line to the
microprocessor is necessary. Figure 22 gives the timing of
the output data.
When operating a set of HSP50016s in the Multiple
Channel Operation Mode, the two control signals that
ensure proper time slot operation are: CS and RESET. The
CS allows unique Control Word loading of each DDC. The
RESET synchronizes all of the DDC’s to the start of the first
time slot.
NOTE:
DDC’s would be programmed identically, except for the
NCO (L.O.) frequency and Time Slot Number. This implies
identical HDF Decimation factors, Time Slot Length’s,
Number of Output Bits, Output Mode are identical in all
DDCs. This means that the output rate of all DDC HDFs,
FIRs and Parallel to Serial Converters are identical.
In this mode, it was anticipated that parallel
The DDC keeps an internal count of the number of IQCLK
periods that have transpired since the rising edge of RESET.
The internal counter of each DDC is set to enable the serial
output at the time slot number assigned to that DDC. The
count is based on the time slot length, number of output bits,
HDF decimation, and Output Mode programmed to that part.
NOTE: In the Multiple Channel Operation Mode, all the
time slot lengths should be set to the same value to avoid
output signal contention. The time slot length should be
equal to the largest “minimum time slot length” as calcu-
lated by Equation 15, for every DDC in the multichannel
arrangement. Note that Equation 8 is in IQCLK periods, not
CLK periods. Equations 7 and 9 will be helpful in making
the translation to CLK periods.
This mode does not require that all of the time slots be used
(assigned to a DDC). If only two parts were used and the
maximum time signal isolation was desired, one could
assign the first signal time slot 31 and the second signal time
slot 63. This would ensure that the maximum separation in
time occurred. It is the designers responsibility to ensure that
the output rate, including the decimation is consistent with
the time allotted to output each signal.
HSP50016
MICROPROCESSOR
I
IQCLK
IQSTB
IQSTRT
CDATA
CCLK
CSTB
CS
HSP50016
I
IQCLK
IQSTB
IQSTRT
CDATA
CCLK
CSTB
CS
A0-15
DATA0-15
CLK
DATA0-15
CLK
DATA
FROM A/D
SYSTEM
CLOCK
OSCILLATOR
CHIP SELECT
DECODER
R/W
STRB
DX
CLKX
FSX
DR
CLKR
FSR
FIGURE 21. CIRCUIT FOR MULTIPLE CHANNEL OPERATION
(AUTO THREE-STATE)
DDC 0
DDC 1
DDC N-1
TIME SLOT 0
TIME SLOT 1
TIME SLOT N-1
FIGURE 22. TIMING FOR MULTIPLE CHANNEL OPERATION
(AUTO THREE-STATE)
HSP50016
相關(guān)PDF資料
PDF描述
HSP50110JI-52 Digital Quadrature Tuner
HSP50110JC-52 CONN HEADER HM 2MM 100POS
HSP50110 Digital Quadrature Tuner(數(shù)字調(diào)諧器)
HSP50210 Digital Costas Loop(數(shù)字Costas鎖相環(huán))
HSP50214VC Programmable Downconverter
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
HSP50016_00 制造商:INTERSIL 制造商全稱(chēng):Intersil Corporation 功能描述:Digital Down Converter
HSP50016-EV 制造商:Rochester Electronics LLC 功能描述:HSP50016 EVALUATION PLATFORM - Bulk
HSP50016GC-52 制造商:Rochester Electronics LLC 功能描述:- Bulk
HSP50016JC-52 功能描述:上下轉(zhuǎn)換器 DIGITAL DOWN CONVERTER 44 PLCC, 52MHZ, COMM RoHS:否 制造商:Texas Instruments 產(chǎn)品:Down Converters 射頻:52 MHz to 78 MHz 中頻:300 MHz LO頻率: 功率增益: P1dB: 工作電源電壓:1.8 V, 3.3 V 工作電源電流:120 mA 最大功率耗散:1 W 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PQFP-128
HSP50016JC-5296 制造商:Rochester Electronics LLC 功能描述:TAPE AND REEL OF HSP50016JC-52 - Bulk
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*