- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄370292 > FX919A 4-Level FSK Packet Data Modem PDF資料下載
參數(shù)資料
| 型號： | FX919A |
| 英文描述： | 4-Level FSK Packet Data Modem |
| 中文描述： | 四級別FSK信號分組數(shù)據(jù)調(diào)制解調(diào)器 |
| 文件頁數(shù)： | 27/44頁 |
| 文件大?。?/td> | 1537K |
| 代理商： | FX919A |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁當前第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁
4-Level FSK Modem Data Pump
FX919A
1996 Consumer Microcircuits Limited
27
D/919A/4
Status Register B3: CRCERR - CRC Checksum Error
In receive mode this bit will be updated at the end of a SFSH, RHB or RILB task to reflect the result of the
receive CRC check. '0' indicates that the CRC was received correctly, '1' indicates an error.
Note that this bit should be ignored when an 'Intermediate' block (which does not have an integral CRC) is
received.
The bit is cleared to '0' by a RESET task, or by changing the TXRXN or PSAVE bits of the Mode Register. In
transmit mode this bit is '0'.
Status Register B2, B1, B0
These bits are reserved for future use.
1.5.5.6 Data Quality
Register
In receive mode, the FX919A continually measures the 'quality' of the received signal, by comparing the actual
received waveform over the previous 64 symbol times against an internally generated 'ideal'.
The result is placed into bits 3-7 of the Data Quality Register for the μC to read at any time, bits 0-2 being
always set to '0'. Figure 14 shows how the value (0-255) read from the Data Quality Register varies with
received signal-to-noise ratio:
S/N dB (noise in 2* symbol-rate bandwidth)
DQ
0
50
100
150
200
250
5
7
9
11
13
15
Figure 14 Typical Data Quality Reading vs S/N
The Data Quality readings are only valid when the modem has successfully acquired signal level and timing
lock for at least 64 symbol times. It is invalid when an AQSC or AQLEV sequence is being performed or when
the LEVRES setting is 'Clamp' or 'Lossy Peak Detect'. A low reading will be obtained if the PLLBW bits are set
to 'Wide' or if the received signal waveform is distorted in any significant way.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| FXA1012 | Frame Transfer CCD Image Sensor |
| FXA1012WC | Frame Transfer CCD Image Sensor |
| FXC6000 | Distributed Power Front-End |
| FXC7000 | Distributed Power Front-End |
| FXC7000-48-S | Distributed Power Front-End |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| FX919AD2 | 制造商:CMLMICRO 制造商全稱:CML Microcircuits 功能描述:4-Level FSK Modem Data Pump |
| FX919AD5 | 制造商:CMLMICRO 制造商全稱:CML Microcircuits 功能描述:4-Level FSK Modem Data Pump |
| FX919AP4 | 制造商:CMLMICRO 制造商全稱:CML Microcircuits 功能描述:4-Level FSK Modem Data Pump |
| FX919B | 制造商:CMLMICRO 制造商全稱:CML Microcircuits 功能描述:Evaluation Kit User Manual |
| FX929A | 制造商:CMLMICRO 制造商全稱:CML Microcircuits 功能描述:4-Level FSK Modem Data Pump |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。