參數(shù)資料
型號(hào): FX919A
英文描述: 4-Level FSK Packet Data Modem
中文描述: 四級(jí)別FSK信號(hào)分組數(shù)據(jù)調(diào)制解調(diào)器
文件頁(yè)數(shù): 18/44頁(yè)
文件大小: 1537K
代理商: FX919A
4-Level FSK Modem Data Pump
FX919A
1996 Consumer Microcircuits Limited
18
D/919A/4
R4S: Read 4 Symbols
This task causes the modem to read the next 4 symbols and translate them directly (without de-interleaving or
FEC) to an 8-bit byte which is placed into the Data Block Buffer. The BFREE and IRQ bits of the Status
Register will then be set to '1' to indicate that the μC may read the data byte from the Data Block Buffer and
write the next task to the Command Register.
This task is intended for special tests and channel monitoring - perhaps preceded by SFS task.
T24S: Transmit 24 Symbols
This task, which is intended to facilitate the transmission of Symbol and Frame Sync patterns as well as special
test sequences, takes 6 bytes of data from the Data Block Buffer and transmits them as 24 4-level symbols
without any CRC or FEC.
Byte 0 of the Data Block Buffer is sent first, byte 5 last.
Once the modem has read the data bytes from the Data Block Buffer, the BFREE and IRQ bits of the Status
Register will be set to '1', indicating to the μC that it may write the data and command byte for the next task to
the modem.
The tables below show what data has to be written to the Data Block Buffer to transmit the FX919A Symbol and
Frame Sync sequences:
'Symbol Sync'
Symbols
+3
+3
+3
+3
+3
+3
Values written to Data Block Buffer
Binary
Byte 0:
11110101
Byte 1:
11110101
Byte 2:
11110101
Byte 3:
11110101
Byte 4:
11110101
Byte 5:
11110101
Hex
F5
F5
F5
F5
F5
F5
+3
+3
+3
+3
+3
+3
-3
-3
-3
-3
-3
-3
-3
-3
-3
-3
-3
-3
'Frame Sync'
Symbols
+1
+3
-1
+3
-3
-3
Values written to Data Block Buffer
Binary
Byte 0:
00100010
Byte 1:
00110111
Byte 2:
01001001
Byte 3:
11110010
Byte 4:
01011011
Byte 5:
00011011
Hex
22
37
49
F2
5B
1B
-1
-1
-3
+3
-3
-1
-1
-3
+1
-1
+1
+1
+1
+3
-3
+1
+3
+3
THB: Transmit Header Block
This task takes 10 bytes of data (Address and Control) from the Data Block Buffer, calculates and appends the
2-byte CRC1 checksum, translates the result to 4-level symbols (with FEC), interleaves the symbols and
transmits the result as a formatted 'Header' Block.
Once the modem has read the data bytes from the Data Block Buffer, the BFREE and IRQ bits of the Status
Register will be set to '1'.
相關(guān)PDF資料
PDF描述
FXA1012 Frame Transfer CCD Image Sensor
FXA1012WC Frame Transfer CCD Image Sensor
FXC6000 Distributed Power Front-End
FXC7000 Distributed Power Front-End
FXC7000-48-S Distributed Power Front-End
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
FX919AD2 制造商:CMLMICRO 制造商全稱:CML Microcircuits 功能描述:4-Level FSK Modem Data Pump
FX919AD5 制造商:CMLMICRO 制造商全稱:CML Microcircuits 功能描述:4-Level FSK Modem Data Pump
FX919AP4 制造商:CMLMICRO 制造商全稱:CML Microcircuits 功能描述:4-Level FSK Modem Data Pump
FX919B 制造商:CMLMICRO 制造商全稱:CML Microcircuits 功能描述:Evaluation Kit User Manual
FX929A 制造商:CMLMICRO 制造商全稱:CML Microcircuits 功能描述:4-Level FSK Modem Data Pump