- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1922 > FUSB2805MLX (Fairchild Semiconductor)TXRX USB2.0 HS OTG ULPI 32MLP PDF資料下載
參數(shù)資料
| 型號： | FUSB2805MLX |
| 廠商： | Fairchild Semiconductor |
| 文件頁數(shù)： | 40/49頁 |
| 文件大小： | 0K |
| 描述： | TXRX USB2.0 HS OTG ULPI 32MLP |
| 標準包裝： | 1 |
| 系列： | * |
| 其它名稱： | FUSB2805MLXFSDKR |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁當前第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁
2008 Fairchild Semiconductor Corporation
www.fairchildsemi.com
FUSB2805 Rev. 1.0.3
45
F
USB2
8
0
5
—
USB2
.0
High
-S
pee
d
OTG
Tra
nsc
e
iv
e
rw
ith
UL
P
I
Inter
fac
e
Dynamic Characteristics
VCC3V3= VCC-0.1 to 3.6 V; VDD1V2=1.1 V to 1.25 V; VIO=1.65 V to 3.60 V; TJ=-40°C to +85°C; unless otherwise specified.
Symbol
Parameter
Conditions
Min.
Typ.
Max.
Unit
Output CLOCK Characteristics
fCLK60_OUT
Output Clock Frequency
Active Only When a Clock is
Input on CLKIN
60
MHz
JCLK60_OUT
RMS Output Jitter
500
ps
CLK60_OUT
Duty Cycle
50
%
tR_CLK60
Rise Time
CLOCK Pin Transitioning from
10% to 90% of VIO (CL – 4-12 pF)
1.0
4.0
ns
tF_CLK60
Fall Time
CLOCK Pin Transitioning from
90% to 10% of VIO (CL - 4-12 pF)
1.0
4.4
ns
tstartPLL
Startup (PLL Stabilization)
Time
Measured from Power Good or
Assertion of STP
640
s
Regulator Characteristics
tregPWRUP
Regulator Power-Up Time
4.7 F ±20% Decoupling on
VCC3V3 and VDD1V2
1.2
ms
tregPWRDN
Regulator Power-Down Time
4.7 F ±20% Decoupling on
VCC3V3 and VDD1V2
100
ms
Digital I/O Pins
CIN
Pin Input Capacitance
Input-only Pins, (STP, RESET_N)
2.7
3.0
3.5
pF
CIN_BIDI
Pin Input Capacitance
Bi-directional Pins as Input
(CLK, D0-D7)
2.7
3.0
3.5
pF
COUT
Pin Output Capacitance
Output (Digital) Pins (NXT, DIR,
CLKOUT)
2.7
3.0
3.5
pF
ULPI Interface Single Data Rate (SDR) Timing
tSU
Setup Time with Respect to
Positive Edge of Clock
Input-only Pins
(STP) & Bi-
directional Pins
(D0-D7) as Inputs
Output
60 MHz Clock
6
ns
tHD
Hold Time with Respect to
Positive Edge of Clock
Input-only Pins
(STP) & Bi-
directional Pins
(D0-D7) as Inputs
Output
60 MHz Clock
0
ns
tDC
Output Delay with Respect to
Positive Edge of Clock
Output-only Pins
(DIR, NXT)
Output
60 MHz
Clock, 12 pF
on all ULPI
pins
9
ns
tDD
Output Delay with Respect to
Positive Edge of Clock
Bi-directional
Pins as Output
(D0-D7)
Output
60 MHz
Clock, 12 pF
on all ULPI
pins
9
ns
trise
Rise Time
Transitioning from 10% to 90% of
VIO (CL – 4-12 pF)
1.0
5.0
ns
tfall
Fall Time
Transitioning from 90% to 10% of
VIO (CL – 4-12 pF)
1.0
5.0
ns
Continued on the following page
…
相關PDF資料 |
PDF描述 |
|---|---|
| FXLA2203UMX | TRANSLATOR LEVEL DUAL 24UMLP |
| GAL16V8D-15LJN | SPLD 62.5MHZ EECMOS 20 PLCC |
| GAL18V10B-20LP | IC GAL 10OUT MACROCELL 7.5NS 20 |
| GAL22V10D-25LJ | IC SPLD 3.3V 28-PLCC |
| GH65C11-C-PD | OPTO ENCODER |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| FUSCA REF BOARD | 制造商:TDK 功能描述:REFERENCE BOARD FUSCA 2.4GHZ |
| FUSCAREFBOARD | 制造商:Antenova 功能描述:Reference Board Fusca 2.4GHz |
| FUSE | 功能描述:保險絲 Fuse, Fiber 20A 600V Lot Qty 5 RoHS:否 制造商:Littelfuse 產品:Surface Mount Fuses 電流額定值:0.5 A 電壓額定值:600 V 保險絲類型:Fast Acting 保險絲大小/組:Nano 尺寸:12.1 mm L x 4.5 mm W 安裝風格: 端接類型:SMD/SMT 系列:485 |
| FUSE 25A ATC | 制造商:American Technical Ceramics Corp 功能描述: 制造商:ATC 功能描述: |
| FUSE KIT D | 制造商:COOPER BUSSMANN 功能描述:BUSSMANN FUSE KIT |
發(fā)布緊急采購，3分鐘左右您將得到回復。