參數(shù)資料
型號: FUSB2805MLX
廠商: Fairchild Semiconductor
文件頁數(shù): 14/49頁
文件大小: 0K
描述: TXRX USB2.0 HS OTG ULPI 32MLP
標準包裝: 1
系列: *
其它名稱: FUSB2805MLXFSDKR
2008 Fairchild Semiconductor Corporation
www.fairchildsemi.com
FUSB2805 Rev. 1.0.3
21
F
USB2
8
0
5
USB2
.0
High
-S
pee
d
OTG
Tra
nsc
e
iv
e
rw
ith
UL
P
I
Inter
fac
e
Receive Command (RXCMD)
The FUSB2805, after asserting DIR, uses the receive
command (RXCMD) byte to update the link on line
state, USB receive, disconnect, and OTG information
via the ULPI data bus.
The
FUSB2805
automatically
sends
an
RXCMD
whenever there is a change in any of the RXCMD data
fields. The link must be able to accept an RXCMD at
any time; including single or multiple (back-to-back)
RXCMDs and, at any time during USB receive packets,
when NXT is LOW.
Table 9.
RXCMD Data Byte Format
DATA[7:0]
Status Name
Description
[1:0]
LINESTATE
Line State Signals:
D[0]: LINESTATE0
D[1]: LINESTATE1
LINESTATE[1:0] reflects the current status of DP and DM and is a function of
various register settings and whether the device is a host or peripheral. The detailed
encoding, and descriptions thereof, is shown in Table 10 and Table 11.
[3:2]
VBUS State
Encoded VBUS Voltage State: This encoding is used for over-current detection,
session start, and session request (SRP). The Sess_End and Sess_VLD indicators
are signals from the internal FUSB2805 VBUS comparators. These encoded VBUS
states are:
Value
VBUS Voltage
Sess_End
Sess_VLD
A_VBUS_VLD
00b
VBUS < VB_Sess_End
1
0
01b
VB_Sess_End ≤ VBUS <
VA_Sess_Vld
0
10b
VA_Sess_Vld ≤ VBUS <
VA_VBUS_Vld
X
1
0
11b
VBUS ≥ VA_VBUS_VLD
X
1
[5:4]
RxEvent
RxEvent Encoding: This encoding field of RXCMD is used to inform the link of
information packets received on the USB bus. These events are:
Value
RxError
RxActive
HostDisconnect
00b
0
01b
0
1
0
10b
X
1
11b
1
0
[6]
ID
This bit reflects the state of the ID pin. It is valid 50ms after ID_PULLUP is set to 1b.
[7]
ALT_INT
Default is not to use this alternate interrupt bit. The link, optionally, can enable the
BVALID_RISE and/or BVALID_FALL bits in the PWR_CNTRL register.
Corresponding changes in BVALID cause an RXCMD to be sent to the link with this
ALT_INT bit asserted.
相關(guān)PDF資料
PDF描述
FXLA2203UMX TRANSLATOR LEVEL DUAL 24UMLP
GAL16V8D-15LJN SPLD 62.5MHZ EECMOS 20 PLCC
GAL18V10B-20LP IC GAL 10OUT MACROCELL 7.5NS 20
GAL22V10D-25LJ IC SPLD 3.3V 28-PLCC
GH65C11-C-PD OPTO ENCODER
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
FUSCA REF BOARD 制造商:TDK 功能描述:REFERENCE BOARD FUSCA 2.4GHZ
FUSCAREFBOARD 制造商:Antenova 功能描述:Reference Board Fusca 2.4GHz
FUSE 功能描述:保險絲 Fuse, Fiber 20A 600V Lot Qty 5 RoHS:否 制造商:Littelfuse 產(chǎn)品:Surface Mount Fuses 電流額定值:0.5 A 電壓額定值:600 V 保險絲類型:Fast Acting 保險絲大小/組:Nano 尺寸:12.1 mm L x 4.5 mm W 安裝風格: 端接類型:SMD/SMT 系列:485
FUSE 25A ATC 制造商:American Technical Ceramics Corp 功能描述: 制造商:ATC 功能描述:
FUSE KIT D 制造商:COOPER BUSSMANN 功能描述:BUSSMANN FUSE KIT