參數(shù)資料
型號: DSP56301VF100
廠商: Freescale Semiconductor
文件頁數(shù): 48/124頁
文件大?。?/td> 0K
描述: IC DSP 24BIT FIXED-POINT 252-BGA
產(chǎn)品變化通告: DSP56301 Discontinuation 12/Nov/2009
標(biāo)準(zhǔn)包裝: 60
系列: DSP563xx
類型: 定點
接口: 主機接口,SSI,SCI
時鐘速率: 100MHz
非易失內(nèi)存: ROM(9 kB)
芯片上RAM: 24kB
電壓 - 輸入/輸出: 3.30V
電壓 - 核心: 3.30V
工作溫度: -40°C ~ 100°C
安裝類型: 表面貼裝
封裝/外殼: 252-BGA
供應(yīng)商設(shè)備封裝: 252-MAPBGA(21x21)
包裝: 托盤
DSP56301 Technical Data, Rev. 10
Freescale Semiconductor
iii
DSP56301 Features
High-Performance DSP56300 Core
80/100 million instructions per second (MIPS) with a 80/100 MHz clock at 3.0–3.6 V
Object code compatible with the DSP56000 core with highly parallel instruction set
Data Arithmetic Logic Unit (Data ALU) with fully pipelined 24
× 24-bit parallel Multiplier-
Accumulator (MAC), 56-bit parallel barrel shifter (fast shift and normalization; bit stream
generation and parsing), conditional ALU instructions, and 24-bit or 16-bit arithmetic support
under software control
Program Control Unit (PCU) with Position Independent Code (PIC) support, addressing modes
optimized for DSP applications (including immediate offsets), internal instruction cache
controller, internal memory-expandable hardware stack, nested hardware DO loops, and fast
auto-return interrupts
Direct Memory Access (DMA) with six DMA channels supporting internal and external
accesses; one-, two-, and three-dimensional transfers (including circular buffering); end-of-
block-transfer interrupts; and triggering from interrupt lines and all peripherals
Phase Lock Loop (PLL) allows change of low-power Divide Factor (DF) without loss of lock
and output clock with skew elimination
Hardware debugging support including On-Chip Emulation (OnCE
) module, Joint Test Action
Group (JTAG) Test Access Port (TAP)
Internal Peripherals
32-bit parallel PCI/Universal Host Interface (HI32), PCI Rev. 2.1 compliant with glueless
interface to other DSP563xx buses or ISA interface requiring only 74LS45-style buffers
Two enhanced synchronous serial interfaces (ESSI), each with one receiver and three
transmitters (allows six-channel home theater)
Serial communications interface (SCI) with baud rate generator
Triple timer module
Up to forty-two programmable general-purpose input/output (GPIO) pins, depending on which
peripherals are enabled
Internal Memories
3 K
× 24-bit bootstrap ROM
8 K
× 24-bit internal RAM total
Program RAM, Instruction Cache, X data RAM, and Y data RAM sizes are programmable:
Program RAM
Size
Instruction Cache
Size
X Data RAM Size
Y Data RAM Size
Instruction
Cache
Switch
Mode
4096
× 24 bits
0
2048
× 24 bits
2048
× 24 bits
disabled
3072
× 24 bits
1024
× 24-bit
2048
× 24 bits
2048
× 24 bits
enabled
disabled
2048
× 24 bits
0
3072
× 24 bits
3072
× 24 bits
disabled
enabled
1024
× 24 bits
1024
× 24-bit
3072
× 24 bits
3072
× 24 bits
enabled
相關(guān)PDF資料
PDF描述
DSP56303VL100B1 IC DSP 24BIT 100MHZ 196-BGA
DSP56311VF150B1 IC DSP 24BIT 150MHZ 196-BGA
DSP56321VF200R2 IC DSP 24BIT 200MHZ 196-BGA
DSP56852VFE IC DSP 16BIT 120MHZ 81-MAPBGA
DSP56854FGE IC DSP 16BIT 120MHZ 128-LQFP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
DSP56301VF80 功能描述:數(shù)字信號處理器和控制器 - DSP, DSC MAP DSP RoHS:否 制造商:Microchip Technology 核心:dsPIC 數(shù)據(jù)總線寬度:16 bit 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:2 KB 最大時鐘頻率:40 MHz 可編程輸入/輸出端數(shù)量:35 定時器數(shù)量:3 設(shè)備每秒兆指令數(shù):50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風(fēng)格:SMD/SMT
DSP56301VF80B1 功能描述:數(shù)字信號處理器和控制器 - DSP, DSC DSP56301VF80B1 RoHS:否 制造商:Microchip Technology 核心:dsPIC 數(shù)據(jù)總線寬度:16 bit 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:2 KB 最大時鐘頻率:40 MHz 可編程輸入/輸出端數(shù)量:35 定時器數(shù)量:3 設(shè)備每秒兆指令數(shù):50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風(fēng)格:SMD/SMT
DSP56301VL100 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:24-Bit Digital Signal Processor
DSP56301VL80 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:24-Bit Digital Signal Processor
DSP56302 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:DSP56301 Digital Signal Processor