- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385251 > csdpram (Altera Corporation) Parameterized Cycle-Shared Dual-Port RAM(參數(shù)確定的周期共享雙端口隨機存儲器) PDF資料下載
參數(shù)資料
| 型號： | csdpram |
| 廠商： | Altera Corporation |
| 英文描述： | Parameterized Cycle-Shared Dual-Port RAM(參數(shù)確定的周期共享雙端口隨機存儲器) |
| 中文描述： | 參數(shù)化周期共享雙口RAM（參數(shù)確定的周期共享雙端口隨機存儲器） |
| 文件頁數(shù)： | 6/48頁 |
| 文件大?。?/td> | 293K |
| 代理商： | CSDPRAM |
第1頁第2頁第3頁第4頁第5頁當(dāng)前第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁
Altera Corporation
1
Introduction
December 1996
Overview
Digital logic designers today must create designs consisting of tens-of-
thousands of gates while meeting increased pressure to shorten time-to-
market. At the same time, designers must maintain architecture-
independence without sacrificing silicon efficiency.
Meeting these requirements with today’s EDA software tools is not easy.
Schematic-based design entry provides superior efficiency but
implements architecture-dependent, low-level functions. High-level
hardware description languages (HDLs) offer architecture-independence,
but offer reduced silicon efficiency and performance.
Because a standard set of functions supported by all EDA and integrated
circuit (IC) vendors was not previously available, bridging the gap
between architecture-independence and efficiency was difficult.
However, with the introduction of EDA software tools that support the
library of parameterized modules (LPM), designers can now create
architecture-independent designs that have high silicon efficiency.
History of LPM
The LPM standard was proposed in 1990 to enable efficient mapping of
digital designs to diverse architectures such as programmable logic
devices (PLDs), gate arrays, and standard cells. The LPM was accepted as
an Electronic Industries Association (EIA) Interim standard in April 1993
as an adjunct standard to the Electronic Design Interface Format (EDIF),
an industry-standard syntax that describes a structural netlist. EDIF can
be used to transfer designs between the different software tools of EDA
vendors and from EDA tools to IC tools. LPM functions describe the
logical operation of the netlist. LPM functions used in a design can be
directly passed to the IC vendor’s design implementation software
through an EDIF netlist file. Before the arrival of the LPM standard, each
EDIF netlist would typically contain architecture-specific logic functions,
which made architecture-independent design impossible.
LPM functions are compatible with any text or graphic design entry tool,
and are supported by Altera
through MAX+PLUS
tool vendors, including Cadence, Exemplar, Mentor Graphics, MINC,
Summit Design, Synopsys, VeriBest, and Viewlogic. Altera has supported
the standard since 1993, and many other silicon companies will support
the LPM standard by the end of 1997.
II and major EDA
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CSFA101 | SMD Super Fast Recovery Rectifier |
| CSFA102 | SMD Super Fast Recovery Rectifier |
| CSFA103 | SMD Super Fast Recovery Rectifier |
| CSFA104 | SMD Super Fast Recovery Rectifier |
| CSFA105 | SMD Super Fast Recovery Rectifier |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CSDR4 | 制造商:Eaton Corporation 功能描述:Micro Female, Plastic, Right Angle Screw Field Wireable 4-po |
| CSDR4A3CY2202 | 制造商:Eaton Corporation 功能描述:Micro Cord Set, DC, R/A, 4 pin, 3 wire (bl,bn,ye,bk), 2M 制造商:Eaton Corporation 功能描述:MicroCordset,DC,R/A,4Pin,3Wire,Blue,Brown,Black,2M,Yellow |
| CSDR4A3RY2205-LN | 制造商:Eaton Corporation 功能描述:Micro cordset, RT Angle, DC 4pin, 4wire, LED NPN, 22AWG, PUR |
| CSDR4A4CY2202 | 制造商:Eaton Corporation 功能描述:MicroCordset,DC,R/A,4Pin,4Wire,Blue,Brown,Black,2M,Yellow |
| CSDR4A4CY2205 | 制造商:Eaton Corporation 功能描述:MicroCordset,DC,R/A,4Pin,4Wire,Blue,Brown,Black,5M,Yellow |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。